# Normalizácia rozmerov polovodičových súčiastok Časť 1: Všeobecné pravidlá na prípravu výkresov puzdier diskrétnych súčiastok STN EN IEC 60191-1

Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices

Táto norma obsahuje anglickú verziu európskej normy. This standard includes the English version of the European Standard.

Táto norma bola oznámená vo Vestníku ÚNMS SR č. 01/19

Obsahuje: EN IEC 60191-1:2018, IEC 60191-1:2018

Oznámením tejto normy sa od 27.02.2021 ruší STN EN 60191-1 (35 8791) z februára 2008 STN EN IEC 60191-1: 2019

## EUROPEAN STANDARD NORME EUROPÉENNE

### **EN IEC 60191-1**

EUROPÄISCHE NORM

March 2018

ICS 31.080.01

Supersedes EN 60191-1:2007

#### **English Version**

## Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices (IEC 60191-1:2018)

Normalisation mécanique des dispositifs à semiconducteurs - Partie 1: Règles générales pour la préparation des dessins d'encombrement des dispositifs discrets (IEC 60191-1:2018) Mechanische Normung von Halbleiterbauelementen - Teil 1: Allgemeine Regeln für die Erstellung von Gehäusezeichnungen von Einzelhalbleiterbauelementen (IEC 60191-1:2018)

This European Standard was approved by CENELEC on 2018-02-27. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

#### EN IEC 60191-1:2018 (E)

#### **European foreword**

The text of document 47D/886/CDV, future edition 3 of IEC 60191-1, prepared by IEC/SC 47D "Semiconductor devices packaging, of IEC technical committee 47: Semiconductor devices" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 60191-1:2018.

The following dates are fixed:

•	latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement	(dop)	2018-11-27
•	latest date by which the national standards conflicting with the document have to be withdrawn	(dow)	2021-02-27

This document supersedes EN 60191-1:2007.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

#### **Endorsement notice**

The text of the International Standard IEC 60191-1:2018 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 60191-6 (series)	NOTE	Harmonized as EN 60191-6 (series).
ISO 5459:2011	NOTE	Harmonized as EN ISO 5459:2011 (not modified).

EN IEC 60191-1:2018 (E)

## Annex ZA

(normative)

# Normative references to international publications with their corresponding European publications

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE 1 Where an International Publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

NOTE 2 Up-to-date information on the latest versions of the European Standards listed in this annex is available here: www.cenelec.eu.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	EN/HD	<u>Year</u>
IEC 60191-2	-	Mechanical standardization of semiconductor devices - Part 2: Dimensions	-	-
IEC 60191-4	-	Mechanical standardization of semiconductor devices - Part 4: Coding system and classification into forms of package outlines for semiconductor device packages	EN 60191-4	-
IEC 60191-6-1	-	Mechanical standardization of semiconductor devices - Part 6-1: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for gull-wing lead terminals	EN 60191-6-1	-
IEC 60191-6-3	-	Mechanical standardization of semiconductor devices - Part 6-3: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of quad flat packs (QFP)	EN 60191-6-3	-
IEC 60191-6-20	-	Mechanical standardization of semiconductor devices - Part 6-20: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of small outline J-lead packages (SOJ)	EN 60191-6-20	-
IEC 60191-6-21	-	Mechanical standardization of semiconductor devices - Part 6-21: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of small outline packages (SOP)	EN 60191-6-21	_



IEC 60191-1

Edition 3.0 2018-01

# INTERNATIONAL STANDARD

Mechanical standardization of semiconductor devices – Part 1: General rules for the preparation of outline drawings of discrete devices





# THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2018 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Central Office 3, rue de Varembé CH-1211 Geneva 20 Switzerland Tel.: +41 22 919 02 11

info@iec.ch www.iec.ch

#### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

#### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

#### IEC Catalogue - webstore.iec.ch/catalogue

The stand-alone application for consulting the entire bibliographical information on IEC International Standards, Technical Specifications, Technical Reports and other documents. Available for PC, Mac OS, Android Tablets and iPad

#### IEC publications search - webstore. iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

#### IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and also once a month by email.

#### Electropedia - www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing 21 000 terms and definitions in English and French, with equivalent terms in 16 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

#### IEC Glossary - std.iec.ch/glossary

67 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

#### IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.



IEC 60191-1

Edition 3.0 2018-01

# INTERNATIONAL STANDARD

Mechanical standardization of semiconductor devices – Part 1: General rules for the preparation of outline drawings of discrete devices

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 31.080.01 ISBN 978-2-8322-5266-6

Warning! Make sure that you obtained this publication from an authorized distributor.

## CONTENTS

FOF	REWO	RD	4
1	Scop	e	6
2	Norm	ative references	6
3	Term	s and definitions	7
4		eral rules for all drawings	
	4.1	Drawing layout	
	1.2	Dimensions and tolerances	
	4.3	Methods for locating the datum	_
	1.4	Numbering of terminals	
	4.4.1	General	
	4.4.2		
	4.4.3	•	
	4.4.4		
	4.4.5		
	4.4.6		
	4.4.7		
5	Addit	ional rules	
ŗ	5.1	Rules for device and case outline drawings	
	5.2	Rules to specify the dimensions and positions of terminals	
,	5.2.1	General rules	
	5.2.2		
	0	base drawing	13
5	5.3	Rules for gauge drawings	13
6	Inter-	conversion of inch and millimetre dimensions and rules for rounding off	14
7	Rules	s for coding	14
Ann	nex A (	informative) Reference letter symbols	15
	-	informative) Rules to specify the dimensions and positions of terminals on a	
		drawing	18
E	3.1	Example of dimensioning for a circular base outline with no tab and having four terminals located symmetrically on a pitch circle	18
	B.1.1		
	B.1.2	Checking	19
E	3.2	Example of dimensioning for a circular base outline with a tab and having four terminals located symmetrically on a pitch circle	19
	B.2.1	Interpretation of the principle of dimensioning	19
	B.2.2	Checking	20
Ann	nex C (	normative) General philosophy of flat base devices	24
Ann	nex D (	normative) Special rules for SMD-packages	26
[	D.1	General reference	26
[	D.2	Lead terminals	
[	D.3	Measuring methods	
Ann	nex E (	informative) Examples of semiconductor device drawings	
	,	informative) Former rules for rounding off	
	F.1	Toleranced dimensions	
'	F.1.1	Maximum and minimum values of toleranced dimensions	
	F.1.2		
			_

- 3 -

F.2 Untoleranced dimensions (maximum only or minimum only)	33
F.3 Untoleranced nominal dimensions given for general information	33
F.4 Untoleranced nominal dimensions given to specify true geometrical positions	34
Annex G (informative) Former rules for coding	35
G.1 General	35
G.2 Device outlines	35
G.3 Bases	
G.4 Case outlines	
G.5 Type variants and provisional drawings	
Bibliography	36
Figure 1 – Numbering of terminals for the particular case of lozenge – shaped bases	12
Figure 2 – System to indicate the dimensions of the terminals	
Figure B.1 – Circular base outline with no tab	
Figure B.2 – Tolerances of terminals	
Figure B.3 – Gauge for a circular base outline with no tab	
Figure B.4 – Circular base outline with tab	
Figure B.5 – Gauge for a circular base outline with tab	
Figure C.1 – Example of flat base outline	25
Figure E.1 – Long form package	27
Figure E.2 – Post/stud mount package	27
Figure E.3 – Cylindric package	28
Figure E.4 – Cylindric in-line package	29
Figure E.5 – Flange-mounted in-line package	29
Figure E.6 – Press package	30
Figure E.7 – SMD-package with flat leads	30
Figure E.8 – SMD-Package with gull-wing leads	31
Figure E.9 – SMD-package with no leads	32
Table A.1 – Dimensions of reference letter symbols	15

– 4 –

IEC 60191-1:2018 © IEC 2018

#### INTERNATIONAL ELECTROTECHNICAL COMMISSION

\_\_\_\_\_

#### MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES -

## Part 1: General rules for the preparation of outline drawings of discrete devices

#### **FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60191-1 has been prepared by subcommittee 47D: Semiconductor devices packaging, of IEC technical committee 47: Semiconductor devices.

This third edition cancels and replaces the second edition published in 2007. This edition constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

- a) the Scope has been extended to include surface-mounted semiconductor devices with a lead count less than 8;
- b) a definition of the term "stand-off" has been added;
- c) the methods for locating the datum have been extended to be suitable for SMD-packages;
- d) the visual identification of terminal position one for automatic handling has been clarified;
- e) the rules for the drawing of terminals have been clarified;

- 5 -

- f) Table A.1 has been completed with symbols specifically for SMD-packages;
- g) Annex B "Standardization philosophy" has been deleted;
- h) a normative Annex with special rules for SMD-packages has been added;
- i) the examples of semiconductor device drawings have been aligned to state-of-the-art packages including SMD-packages.

The text of this standard is based on the following documents:

CDV	Report on voting
47D/886/CDV	47D/896/RVC

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 60191 series, published under the general title *Mechanical* standardization of semiconductor devices, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

A bilingual version of this publication may be issued at a later date.

**- 6 -**

IEC 60191-1:2018 © IEC 2018

#### **MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES -**

## Part 1: General rules for the preparation of outline drawings of discrete devices

#### 1 Scope

This part of IEC 60191 gives guidelines on the preparation of outline drawings of discrete devices, including discrete surface-mounted semiconductor devices with lead count less than 8.

For the preparation of outline drawings of surface-mounted discrete devices with a lead count higher or equal to 8, IEC 60191-6 should be referred to as well.

The primary object of these drawings is to indicate the space to be allowed for devices in equipment, together with other dimensional characteristics required to ensure mechanical interchangeability.

Complete interchangeability involves other considerations such as the electrical and thermal characteristics of the semiconductor devices concerned.

The international standardization represented by these drawings therefore encourages the manufacturers of devices to comply with the tolerances shown on the drawings in order to extend their range of customers internationally. It also gives equipment designers an assurance of mechanical interchangeability between the devices obtained from suppliers in different countries, provided they allow the space in their equipment that is indicated by the drawings and take note of the more precise information on bases, studs, etc.

NOTE Additional details of reference letter symbols used in this document are given in Annex A.

#### 2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60191-2, Mechanical standardization of semiconductor devices - Part 2: Dimensions

IEC 60191-4, Mechanical standardization of semiconductor devices – Part 4: Coding system and classification into forms of package outlines for semiconductor device packages

IEC 60191-6-1, Mechanical standardization of semiconductor devices — Part 6-1: General rules for the preparation of outline drawings of surface mounted semiconductor device packages — Design guide for gull-wing lead terminals

IEC 60191-6-3, Mechanical standardization of semiconductor devices – Part 6-3: General rules for the preparation of outline drawings of surface mounted semiconductor device packages – Measuring methods for package dimensions of quad flat packs (QFP)

IEC 60191-6-20, Mechanical standardization of semiconductor devices – Part 6-20: General rules for the preparation of outline drawings of surface mounted semiconductor device packages – Measuring methods for package dimensions of small outline J-lead packages (SOJ)

**-7-**

IEC 60191-6-21, Mechanical standardization of semiconductor devices – Part 6-21: General rules for the preparation of outline drawings of surface mounted semiconductor device packages – Measuring methods for package dimensions of small outline packages (SOP)

koniec náhľadu – text ďalej pokračuje v platenej verzii STN