

<b>STN</b>	<b>Rozhrania univerzálnej sériovej zbernice pre dátá a napájanie Časť 1-2: Spoločné súčasti Špecifikácia napájania elektrickou energiou cez USB</b>	<b>STN EN IEC 62680-1-2</b>
		36 8365

Universal serial bus interfaces for data and power - Part 1-2: Common components - USB Power Delivery specification

Táto norma obsahuje anglickú verziu európskej normy.  
This standard includes the English version of the European Standard.

Táto norma bola označená vo Vestníku ÚNMS SR č. 06/20

Obsahuje: EN IEC 62680-1-2:2020, IEC 62680-1-2:2019

Oznámením tejto normy sa od 16.01.2023 ruší  
STN EN IEC 62680-1-2 (36 8365) z októbra 2018

**130993**

**EUROPEAN STANDARD**  
**NORME EUROPÉENNE**  
**EUROPÄISCHE NORM**

**EN IEC 62680-1-2**

March 2020

ICS 29.220; 33.120; 35.200

Supersedes EN IEC 62680-1-2:2018 and all of its  
amendments and corrigenda (if any)

English Version

**Universal serial bus interfaces for data and power - Part 1-2:  
Common components - USB Power Delivery specification  
(IEC 62680-1-2:2019)**

Interfaces de bus universel en série pour les données et  
l'alimentation électrique - Partie 1-2 : Composants  
communs - Spécification de l'alimentation électrique par  
port USB  
(IEC 62680-1-2:2019)

Universelle serielle Busschnittstellen für Daten und Energie  
- Teil 1-2: Allgemeine Einrichtungen - Festlegung für die  
USB Stromversorgung  
(IEC 62680-1-2:2019)

This European Standard was approved by CENELEC on 2020-01-16. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization  
Comité Européen de Normalisation Electrotechnique  
Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

**EN IEC 62680-1-2:2020 (E)****European foreword**

The text of document 100/3189/CDV, future edition 4 of IEC 62680-1-2, prepared by IEC/TC 100 "Audio, video and multimedia systems and equipment" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 62680-1-2:2020.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement (dop) 2020-10-16
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2023-01-16

This document supersedes EN IEC 62680-1-2:2018 and all of its amendments and corrigenda (if any).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

**Endorsement notice**

The text of the International Standard IEC 62680-1-2:2019 was approved by CENELEC as a European Standard without any modification.



IEC 62680-1-2

Edition 4.0 2019-12

# INTERNATIONAL STANDARD

## NORME INTERNATIONALE



**Universal serial bus interfaces for data and power  
Part 1-2: Common components – USB Power Delivery specification**

**Interfaces de bus universel en série pour les données et l'alimentation électrique  
Partie 1-2: Composants communs – Spécification de l'alimentation électrique  
par port USB**



**THIS PUBLICATION IS COPYRIGHT PROTECTED  
Copyright © 2018 USB-IF**

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from IEC, or USB-IF at the respective address given below. Any questions about USB-IF copyright should be addressed to the USB-IF. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Central Office  
3, rue de Varembé  
CH-1211 Geneva 20  
Switzerland  
Tel.: +41 22 919 02 11  
[info@iec.ch](mailto:info@iec.ch)  
[www.iec.ch](http://www.iec.ch)

USB Implementers Forum, Inc.  
3855 S.W. 153rd Drive  
Beaverton, OR 97003  
United States of America  
Tel. +1 503-619-0426  
[Admin@usb.org](mailto:Admin@usb.org)  
[www.usb.org](http://www.usb.org)

**About the IEC**

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

**About IEC publications**

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

**IEC publications search - [webstore.iec.ch/advsearchform](http://webstore.iec.ch/advsearchform)**

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

**IEC Just Published - [webstore.iec.ch/justpublished](http://webstore.iec.ch/justpublished)**

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

**IEC Customer Service Centre - [webstore.iec.ch/csc](http://webstore.iec.ch/csc)**

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: [sales@iec.ch](mailto:sales@iec.ch).

**Electropedia - [www.electropedia.org](http://www.electropedia.org)**

The world's leading online dictionary on electrotechnology, containing more than 22 000 terminological entries in English and French, with equivalent terms in 16 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

**IEC Glossary - [std.iec.ch/glossary](http://std.iec.ch/glossary)**

67 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.



# INTERNATIONAL STANDARD

## NORME INTERNATIONALE



**Universal serial bus interfaces for data and power  
Part 1-2: Common components – USB Power Delivery specification**

**Interfaces de bus universel en série pour les données et l'alimentation électrique  
Partie 1-2: Composants communs – Spécification de l'alimentation électrique  
par port USB**

INTERNATIONAL  
ELECTROTECHNICAL  
COMMISSION

COMMISSION  
ELECTROTECHNIQUE  
INTERNATIONALE

ICS 29.220; 33.120; 35.200

ISBN 978-2-8322-7646-4

**Warning! Make sure that you obtained this publication from an authorized distributor.**

**Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.**

**INTERNATIONAL ELECTROTECHNICAL COMMISSION****UNIVERSAL SERIAL BUS INTERFACES FOR DATA AND POWER****Part 1-2: Common components – USB Power Delivery specification****FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62680-1-2 has been prepared by technical area 18: Multimedia home systems and applications for end-user networks, of IEC technical committee 100: Audio, video and multimedia systems and equipment.

The text of this standard was prepared by the USB Implementers Forum (USB-IF). The structure and editorial rules used in this publication reflect the practice of the organization which submitted it.

The text of this International Standard is based on the following documents:

CDV	Report on voting
100/3189/CDV	100/3251/RVC

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

**IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.**

## INTRODUCTION

The IEC 62680 series is based on a series of specifications that were originally developed by the USB Implementers Forum (USB-IF). These specifications were submitted to the IEC under the auspices of a special agreement between the IEC and the USB-IF.

This standard is the USB-IF publication Universal Serial Bus Power Delivery Specification Revision 3.0, Version 1.2.

The USB Implementers Forum, Inc.(USB-IF) is a non-profit corporation founded by the group of companies that developed the Universal Serial Bus specification. The USB-IF was formed to provide a support organization and forum for the advancement and adoption of Universal Serial Bus technology. The Forum facilitates the development of high-quality compatible USB peripherals (devices), and promotes the benefits of USB and the quality of products that have passed compliance testing.

**ANY USB SPECIFICATIONS ARE PROVIDED TO YOU "AS IS", WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE USB IMPLEMENTERS FORUM AND THE AUTHORS OF ANY USB SPECIFICATIONS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OR INFORMATION IN THIS SPECIFICAITON.**

**THE PROVISION OF ANY USB SPECIFICATIONS TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.**

Entering into USB Adopters Agreements may, however, allow a signing company to participate in a reciprocal, RAND-Z licensing arrangement for compliant products. For more information, please see:

<https://www.usb.org/documents>

**IEC DOES NOT TAKE ANY POSITION AS TO WHETHER IT IS ADVISABLE FOR YOU TO ENTER INTO ANY USB ADOPTERS AGREEMENTS OR TO PARTICIPATE IN THE USB IMPLEMENTERS FORUM."**

**Universal Serial Bus  
Power Delivery Specification**

***Revision:*** **3.0**  
***Version:*** **1.2**  
***Release date:*** **21 June 2018**

## LIMITED COPYRIGHT LICENSE

THE USB 3.0 PROMOTERS GRANT A CONDITIONAL COPYRIGHT LICENSE UNDER THE COPYRIGHTS EMBODIED IN THE USB POWER DELIVERY SPECIFICATION TO USE AND REPRODUCE THE SPECIFICATION FOR THE SOLE PURPOSE OF, AND SOLELY TO THE EXTENT NECESSARY FOR, EVALUATING WHETHER TO IMPLEMENT THE SPECIFICATION IN PRODUCTS THAT WOULD COMPLY WITH THE SPECIFICATION. WITHOUT LIMITING THE FOREGOING, USE THE OF SPECIFICATION FOR THE PURPOSE OF FILING OR MODIFYING ANY PATENT APPLICATION TO TARGET THE SPECIFICATION OR USB COMPLIANT PRODUCTS IS NOT AUTHORIZED. EXCEPT FOR THIS EXPRESS COPYRIGHT LICENSE, NO OTHER RIGHTS OR LICENSES ARE GRANTED, INCLUDING WITHOUT LIMITATION ANY PATENT LICENSES. IN ORDER TO OBTAIN ANY ADDITIONALY INTELLECTUAL PROPERTY LICENSES OR LICENSING COMMITMENTS ASSOCIATED WITH THE SPECIFICATION A PARTY MUST EXECUTE THE USB 3.0 ADOPTERS AGREEMENT. NOTE: BY USING THE SPECIFICATION, YOU ACCEPT THESE LICENSE TERMS ON YOUR OWN BEHALF AND, IN THE CASE WHERE YOU ARE DOING THIS AS AN EMPLOYEE, ON BEHALF OF YOUR EMPLOYER.

## INTELLECTUAL PROPERTY DISCLAIMER

THIS SPECIFICATION IS PROVIDED TO YOU "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. THE PROVISION OF THIS SPECIFICATION TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

Please send comments via electronic mail to [techsup@usb.org](mailto:techsup@usb.org)

For industry information, refer to the USB Implementers Forum web page at <http://www.usb.org>

All product names are trademarks, registered trademarks, or service marks of their respective owners.

Copyright © 2010-2018, USB 3.0 Promoter Group: Apple Inc., Hewlett-Packard Inc., Intel Corporation, Microsoft Corporation, Renesas, STMicroelectronics, and Texas Instruments.

All rights reserved.

**Chairs**

Alvin Cox	Cabling Sub-Chair
Bob Dunstan	Specification Chair/Protocol Subgroup Chair
Deric Waters	PHY Chair
Ed Berrios	Power Supply Chair
Rahman Ismail	System Policy Chair
Richard Petrie	Specification Chair/Device Policy Chair

**Editors**

Bob Dunstan  
Richard Petrie

**Contributors**

Charles Wang	ACON, Advanced-Connectek, Inc.	Sathish Kumar	Cadence Design Systems, Inc.
Conrad Choy	ACON, Advanced-Connectek, Inc.	Ganesan	
Dennis Chuang	ACON, Advanced-Connectek, Inc.	Alessandro Ingrassia	Canova Tech
Steve Sedio	ACON, Advanced-Connectek, Inc.	Andrea Colognese	Canova Tech
Sunney Yang	ACON, Advanced-Connectek, Inc.	Antonio Orzelli	Canova Tech
Vicky Chuang	ACON, Advanced-Connectek, Inc.	Davide Ghedin	Canova Tech
Joseph Scanlon	Advanced Micro Devices	Matteo Casalin	Canova Tech
Casper Lin	Allion Labs, Inc.	Michael Marioli	Canova Tech
Casper Lee	Allion Labs, Inc.	Nicola Scantamburlo	Canova Tech
Danny Shih	Allion Labs, Inc.	Paolo Pilla	Canova Tech
Howard Chang	Allion Labs, Inc.	Yi-Feng Lin	Canyon Semiconductor
Greg Stewart	Analogix Semiconductor, Inc.	YuHung Lin	Canyon Semiconductor
Mehran Badii	Analogix Semiconductor, Inc.	David Tsai	Chrontel, Inc.
Alexei Kosut	Apple	Anshul Gulati	Cypress Semiconductor
Bill Cornelius	Apple	Anup Nayak	Cypress Semiconductor
Carlos Colderon	Apple	Benjamin Kropf	Cypress Semiconductor
Chris Uiterwijk	Apple	Dhanraj Rajput	Cypress Semiconductor
Colin Whitby-Strevens	Apple	Ganesh Subramaniam	Cypress Semiconductor
Corey Axelowitz	Apple	Jagadeesan Raj	Cypress Semiconductor
Corey Lange	Apple	Junjie cui	Cypress Semiconductor
Dave Conroy	Apple	Manu Kumar	Cypress Semiconductor
David Sekowski	Apple	Muthu M	Cypress Semiconductor
Girault Jones	Apple	Nicholas Bodnaruk	Cypress Semiconductor
James Orr	Apple	Pradeep Bajpai	Cypress Semiconductor
Jason Chung	Apple	Rajaram R	Cypress Semiconductor
Jay Kim	Apple	Rama Vakkantula	Cypress Semiconductor
Jeff Wilcox	Apple	Rushil Kadakia	Cypress Semiconductor
Jennifer Tsai	Apple	Simon Nguyen	Cypress Semiconductor
Karl Bowers	Apple	Steven Wong	Cypress Semiconductor
Keith Porthouse	Apple	Subu Sankaran	Cypress Semiconductor
Kevin Hsue	Apple	Sumeet Gupta	Cypress Semiconductor
Matt Mora	Apple	Tejender Sheoran	Cypress Semiconductor
Paul Baker	Apple	Venkat Mandagulathar	Cypress Semiconductor
Reese Schreiber	Apple	Xiaofeng Shen	Cypress Semiconductor
Ruchi Chaturvedi	Apple	Zeng Wei	Cypress Semiconductor
Sameer Kelkar	Apple	Adolfo Montero	Dell Inc.
Sasha Tietz	Apple	Bruce Montag	Dell Inc.
Scott Jackson	Apple	Gary Verdun	Dell Inc.
Sree Raman	Apple	Merle Wood	Dell Inc.
William Ferry	Apple	Mohammed Hijazi	Dell Inc.
Zaki Moussaoui	Apple	Siddhartha Reddy	Dell Inc.
Jeff Liu	ASMedia Technology Inc.	Bindhu Vasu	Dialog Semiconductor (UK) Ltd
Kuo Lung Li	ASMedia Technology Inc.	Chanchal Gupta	Dialog Semiconductor (UK) Ltd
Ming-Wei Hsu	ASMedia Technology Inc.	Dipti Baheti	Dialog Semiconductor (UK) Ltd
PS Tseng	ASMedia Technology Inc.	Duc Doan	Dialog Semiconductor (UK) Ltd
Sam Tzeng	ASMedia Technology Inc.	Holger Petersen	Dialog Semiconductor (UK) Ltd
Thomas Hsu	ASMedia Technology Inc.	Jianming Yao	Dialog Semiconductor (UK) Ltd
Weikao Chang	ASMedia Technology Inc.	John Shi	Dialog Semiconductor (UK) Ltd
Yang Cheng	ASMedia Technology Inc.	KE Hong	Dialog Semiconductor (UK) Ltd
Shawn Meng	Bizlink Technology Inc.	Kevin Mori	Dialog Semiconductor (UK) Ltd
Bernard Shyu	Bizlink Technology, Inc.	Larry Ping	Dialog Semiconductor (UK) Ltd
Eric Wu	Bizlink Technology, Inc.	Mengfei Liu	Dialog Semiconductor (UK) Ltd
Morphy Hsieh	Bizlink Technology, Inc.	Scott Brown	Dialog Semiconductor (UK) Ltd
Sean O'Neal	Bizlink Technology, Inc.	Yimin Chen	Dialog Semiconductor (UK) Ltd
Tiffany Hsiao	Bizlink Technology, Inc.	Yong Li	Dialog Semiconductor (UK) Ltd
Weichung Ooi	Bizlink Technology, Inc.	Dan Ellis	DisplayLink (UK) Ltd.
Rahul Bhushan	Broadcom Corp.	Jason Young	DisplayLink (UK) Ltd.
Asila nahas	Cadence Design Systems, Inc.	Kevin Jacobs	DisplayLink (UK) Ltd.
Claire Ying	Cadence Design Systems, Inc.	Paulo Alcobia	DisplayLink (UK) Ltd.
Jie min	Cadence Design Systems, Inc.	Peter Burgers	DisplayLink (UK) Ltd.
Mark Summers	Cadence Design Systems, Inc.		
Michal Staworko	Cadence Design Systems, Inc.		

Richard Petrie	DisplayLink (UK) Ltd.	Rahul Lakdawala	Hewlett Packard
Abel Astley	Ellisys	Robin Castell	Hewlett Packard
Chuck Trefts	Ellisys	Roger Benson	Hewlett Packard
Emmanuel Durin	Ellisys	Ron Schooley	Hewlett Packard
Mario Pasquali	Ellisys	Hideyuki HAYAFUJI	Hosiden Corporation
Tim Wei	Ellisys	Keiji Mine	Hosiden Corporation
Chien-Cheng Kuo	Etron Technology, Inc.	Masaki YAMAOKA	Hosiden Corporation
Jack Yang	Etron Technology, Inc.	Takashi MUTO	Hosiden Corporation
Richard Crisp	Etron Technology, Inc.	Yasunori NISHIKAWA	Hosiden Corporation
Shyanjia Chen	Etron Technology, Inc.	Kenneth Chan	HP Inc.
TsungTa Lu	Etron Technology, Inc.	Lee Atkinson	HP Inc.
Christian Klein	Fairchild Semiconductor	Steve Chen	HP Inc.
Oscar Freitas	Fairchild Semiconductor	Suketu Partiwala	HP Inc.
Souhib Harb	Fairchild Semiconductor	Suketu Partiwala	HP Inc.
Amanda Ying	Feature Integration Technology Inc.	Vaibhav Malik	HP Inc.
Jacky Chan	Feature Integration Technology Inc.	Walter Fry	HP Inc.
Kenny Hsieh	Feature Integration Technology Inc.	Bai Sean Chunjiang Zhao	Huawei Technologies Co., Ltd.
KungAn Lin	Feature Integration Technology Inc.	JianQuan Wu	Huawei Technologies Co., Ltd.
Paul Yang	Feature Integration Technology Inc.	Li Zongjian	Huawei Technologies Co., Ltd.
su Jaden	Feature Integration Technology Inc.	Lihua Duan	Huawei Technologies Co., Ltd.
Yu-Lin Chu	Feature Integration Technology Inc.	Min Chen	Huawei Technologies Co., Ltd.
Yulin Lan	Feature Integration Technology Inc.	Wang Feng	Huawei Technologies Co., Ltd.
AJ Yang	Foxconn / Hon Hai	Wei Haihong	Indie Semiconductor
Fred Fons	Foxconn / Hon Hai	Robert Heaton	Indie Semiconductor
Jie zheng	Foxconn / Hon Hai	Vincent Wang	Infineon Technologies
Steve Sedio	Foxconn / Hon Hai	Sie Boo Chiang	Infineon Technologies
Terry Little	Foxconn / Hon Hai	Tue Fatt David Wee	Infineon Technologies
Bob McVay	Fresco Logic Inc.	Wee Tar Richard Ng	Infineon Technologies
Christopher Meyers	Fresco Logic Inc.	Wolfgang Furtner	Infineon Technologies
Dian Kurniawan	Fresco Logic Inc.	Bob Dunstan	Intel Corporation
Tom Burton	Fresco Logic Inc.	Brad Saunders	Intel Corporation
Adam Rodriguez	Google Inc.	Chee Lim Nge	Intel Corporation
Alec Berg	Google Inc.	Christine Krause	Intel Corporation
Dave Bernard	Google Inc.	Dan Froelich	Intel Corporation
David Schneider	Google Inc.	David Harriman	Intel Corporation
Jim Guerin	Google Inc.	David Hines	Intel Corporation
Juan Fantin	Google Inc.	David Thompson	Intel Corporation
Ken Wu	Google Inc.	Guobin Liu	Intel Corporation
Mark Hayter	Google Inc.	Harry Skinner	Intel Corporation
Nithya Jagannathan	Google Inc.	Henrik Leegaard	Intel Corporation
Srikanth Lakshmikanthan	Google Inc.	Jenn Chuan Cheng	Intel Corporation
Todd Broch	Google Inc.	Jervis Lin	Intel Corporation
Toshak Singhal	Google Inc.	John Howard	Intel Corporation
Vincent Palatin	Google Inc.	Karthi Vadivelu	Intel Corporation
Xuelin Wu	Google Inc.	Leo Heiland	Intel Corporation
Alan Kinningham	Granite River Labs	Maarit Harkonen	Intel Corporation
Balamurugan Manialagan	Granite River Labs	Nge Chee Lim	Intel Corporation
Mike Engbretson	Granite River Labs	Paul Durley	Intel Corporation
Mike Wu	Granite River Labs	Rahman Ismail	Intel Corporation
Mukesh Tatiya	Granite River Labs	Rajaram Regupathy	Intel Corporation
Rajaraman V	Granite River Labs	Ronald Swartz	Intel Corporation
Tim Lin	Granite River Labs	Sarah Sharp	Intel Corporation
Alan Berkema	Hewlett Packard	Scott Brenden	Intel Corporation
Lee Atkinson	Hewlett Packard	Sridharan Ranganathan	Intel Corporation
		Steve McGowan	Intel Corporation
		Tim McKee	Intel Corporation
		Toby Opferman	Intel Corporation

Jia Wei	Intersil Corporation	Thomas Farkas	Microchip Technology Inc.
Al Hsiao	ITE Tech. Inc.	Andrew Yang	Microsoft Corporation
Greg Song	ITE Tech. Inc.	Anthony Chen	Microsoft Corporation
Richard Guo	ITE Tech. Inc.	Arvind Murching	Microsoft Corporation
Victor Lin	ITE Tech. Inc.	Dave Perchlik	Microsoft Corporation
Y.C. Chou	ITE Tech. Inc.	David Voth	Microsoft Corporation
Kenta Minejima	Japan Aviation Industry Ltd. (JAE)	Electronics	Microsoft Corporation
Mark Saubert	Japan Aviation Industry Ltd. (JAE)	Geoff Shew	Microsoft Corporation
Toshio Shimoyama	Japan Aviation Industry Ltd. (JAE)	Jayson Kastens	Microsoft Corporation
Brian Fetz	Keysight Technologies Inc.	Kai Inha	Microsoft Corporation
Babu Mailachalam	Lattice Semiconductor Corp	Marwan Kadado	Microsoft Corporation
Gianluca Mariani	Lattice Semiconductor Corp	Michelle Bergeron	Microsoft Corporation
Joel Coplen	Lattice Semiconductor Corp	Rahul Ramadas	Microsoft Corporation
Thomas Watza	Lattice Semiconductor Corp	Randy Aull	Microsoft Corporation
Vesa Lauri	Lattice Semiconductor Corp	Shiu Ng	Microsoft Corporation
Bruce Chuang	Leadtrend	Timo Toivola	Microsoft Corporation
Eilian Liu	Leadtrend	Toby Nixon	Microsoft Corporation
Daniel H Jacobs	LeCroy Corporation	Vivek Gupta	Microsoft Corporation
Jake Jacobs	LeCroy Corporation	Yang You	Microsoft Corporation
Kimberley McKay	LeCroy Corporation	Aaron Xu	Monolithic Power Systems Inc.
Mike Micheletti	LeCroy Corporation	Bo Zhou	Monolithic Power Systems Inc.
Roy Chestnut	LeCroy Corporation	Christian Sporck	Monolithic Power Systems Inc.
Tyler Joe	LeCroy Corporation	Di Han	Monolithic Power Systems Inc.
Phil Jakes	Lenovo	Zhihong Yu	Monolithic Power Systems Inc.
Aaron Melgar	Lion Semiconductor	Dan Wagner	Motorola Mobility Inc.
Chris Zhou	Lion Semiconductor	Ben Crowe	MQP Electronics Ltd.
Sehyung Jeon	Lion Semiconductor	Pat Crowe	MQP Electronics Ltd.
Wonyoung Kim	Lion Semiconductor	Sten Carlsen	MQP Electronics Ltd.
Yongho Kim	Lion Semiconductor	Kenji Oguma	NEC Corporation
Dave Thompson	LSI Corporation	Frank Borngräber	Nokia Corporation
Alan Kinningham	Luxshare-ICT	Kai Inha	Nokia Corporation
Daniel Chen	Luxshare-ICT	Pekka Leinonen	Nokia Corporation
James Stevens	Luxshare-ICT	Richard Petrie	Nokia Corporation
Josue Castillo	Luxshare-ICT	Sten Carlsen	Nokia Corporation
Scott Shuey	Luxshare-ICT	Abhijeet Kulkarni	NXP Semiconductors
Chikara Kakizawa	Maxim Integrated Products	Ahmad Yazdi	NXP Semiconductors
Jacob Scott	Maxim Integrated Products	Bart Vertenten	NXP Semiconductors
Ken Helfrich	Maxim Integrated Products	Dennis Ha	NXP Semiconductors
Michael Miskho	Maxim Integrated Products	Dong Nguyen	NXP Semiconductors
Chris Yokum	MCCI Corporation	Guru Prasad	NXP Semiconductors
Geert Knapen	MCCI Corporation	Ken Jaramillo	NXP Semiconductors
Terry Moore	MCCI Corporation	Krishnan TN	NXP Semiconductors
Velmurugan	MCCI Corporation	Michael Joehren	NXP Semiconductors
Selvaraj		Robert de Nie	NXP Semiconductors
Satoru Kumashiro	MegaChips Corporation	Rod Whitory	NXP Semiconductors
Brian Marley	Microchip Technology Inc.	Vijendra Kuroodi	NXP Semiconductors
Dave Perchlik	Microchip Technology Inc.	Winston Langeslag	NXP Semiconductors
Don Perkins	Microchip Technology Inc.	Robert Heaton	Obsidian Technology
Fernando Gonzalez	Microchip Technology Inc.	Andrew Yoo	ON Semiconductor
John Sisto	Microchip Technology Inc.	Brady Maesen	ON Semiconductor
Josh Averyt	Microchip Technology Inc.	Bryan McCoy	ON Semiconductor
Kiet Tran	Microchip Technology Inc.	Christian Klein	ON Semiconductor
Mark Bohm	Microchip Technology Inc.	Cor Voorwinden	ON Semiconductor
Matthew Kalibat	Microchip Technology Inc.	Edward Berrios	ON Semiconductor
Mick Davis	Microchip Technology Inc.	Michael Smith	ON Semiconductor
Prasanna Vengateshan	Microchip Technology Inc.	Oscar Freitas	ON Semiconductor
Rich Wahler	Microchip Technology Inc.	Tom Duffy	ON Semiconductor
Richard Petrie	Microchip Technology Inc.	Craig Wiley	Parade Technologies Inc.
Ronald Kunin	Microchip Technology Inc.	Aditya Kulkarni	Power Integrations
Shannon Cash	Microchip Technology Inc.	Amruta Patra	Power Integrations
		Rahul Joshi	Power Integrations
		Ricardo Pregiteer	Power Integrations
		Shruti Anand	Power Integrations
		Amit gupta	Qualcomm, Inc

George Paparizos	Qualcomm, Inc	Steven Ghang	Silicon Laboratories, Inc.
Giovanni Garcea	Qualcomm, Inc	Abhishek Sardeshpande	SiliConch Systems Private Limited
Jack Pham	Qualcomm, Inc	Aniket Mathad	SiliConch Systems Private Limited
James Goel	Qualcomm, Inc	Chandana N	SiliConch Systems Private Limited
Joshua Warner	Qualcomm, Inc	Jaswanth Ammineni	SiliConch Systems Private Limited
Karyn Vuong	Qualcomm, Inc	Jinisha Patel	SiliConch Systems Private Limited
Vamsi Samavedam	Qualcomm, Inc	Kaustubh Kumar	SiliConch Systems Private Limited
Vatsal Patel	Qualcomm, Inc	Nitish Nitish	SiliConch Systems Private Limited
Chris Sporck	Qualcomm, Inc.	Pavitra Balasubramanian	SiliConch Systems Private Limited
Craig Aiken	Qualcomm, Inc.	Rakesh Polasa	SiliConch Systems Private Limited
Narendra Mehta	Qualcomm, Inc.	Shubham Paliwal	SiliConch Systems Private Limited
Terry Remple	Qualcomm, Inc.	Vishnu Pusuluri	SiliConch Systems Private Limited
Will Kun	Qualcomm, Inc.	John Sisto	SMSC
Yoram Rimoni	Qualcomm, Inc.	Ken Gay	SMSC
Tsung-Peng Chuang	Realtek Semiconductor Corp.	Mark Bohm	SMSC
Atsushi Mitamura	Renesas Electronics Corp.	Richard Wahler	SMSC
Bob Dunstan	Renesas Electronics Corp.	Shannon Cash	SMSC
Brian Allen	Renesas Electronics Corp.	Tim Knowlton	SMSC
Dan Aoki	Renesas Electronics Corp.	William Chiechi	SMSC
Hajime Nozaki	Renesas Electronics Corp.	Shigenori Tagami	Sony Corporation
John Carpenter	Renesas Electronics Corp.	Shinichi Hirata	Sony Corporation
Kiichi Muto	Renesas Electronics Corp.	Amanda Hosler	Specwerkz
Masami Katagiri	Renesas Electronics Corp.	Bob Dunstan	Specwerkz
Nobuo Furuya	Renesas Electronics Corp.	Diane Lenox	Specwerkz
Patrick Yu	Renesas Electronics Corp.	Michael Munn	StarTech.com Ltd.
Peter Teng	Renesas Electronics Corp.	Fabien Friess	ST-Ericsson
Philip Leung	Renesas Electronics Corp.	Giuseppe Platania	ST-Ericsson
Steve Roux	Renesas Electronics Corp.	Jean-Francois Gatto	ST-Ericsson
Tetsu Sato	Renesas Electronics Corp.	Milan Stamenkovic	ST-Ericsson
Toshifumi Yamaoka	Renesas Electronics Corp.	Nicolas Florenchie	ST-Ericsson
Chunyan Kuo	Richtek Technology Corporation	Patrizia Milazzo	ST-Ericsson
Heinz Wei	Richtek Technology Corporation	Christophe Cochard	STMicroelectronics
TZUHSIEN CHUANG	Richtek Technology Corporation	Christophe Lorin	STMicroelectronics
Tatsuya Irisawa	Ricoh Company Ltd.	Jessy Guibot	STMicroelectronics
Akihiro Ono	Rohm Co. Ltd.	Joel Huloux	STMicroelectronics
Chris Lin	Rohm Co. Ltd.	John Bloomfield	STMicroelectronics
Hideyuki Nishimoto	Rohm Co. Ltd.	Massimo Panzica	STMicroelectronics
Kris Bahar	Rohm Co. Ltd.	Meriem Mersel	STMicroelectronics
Manabu Miyata	Rohm Co. Ltd.	Nathalie Ballot	STMicroelectronics
Ruben Balbuena	Rohm Co. Ltd.	Pascal Legrand	STMicroelectronics
Takashi Sato	Rohm Co. Ltd.	Patrizia Milazzo	STMicroelectronics
Vijendra Kuroodi	Rohm Co. Ltd.	Richard O'Connor	STMicroelectronics
Yusuke Kondo	Rohm Co. Ltd.	Morten Christiansen	Synopsys, Inc.
Kazuomi Nagai	ROHM Co., Ltd.	Nivin George	Synopsys, Inc.
Matti Kulmala	Salcomp Plc	Zongyao Wen	Synopsys, Inc.
Toni Lehimo	Salcomp Plc	Joan Marrinan	Tektronix
Tong Kim	Samsung Electronics Co. Ltd.	Kimberley McKay	Teledyne-LeCroy
Alvin Cox	Seagate Technology LLC	Matthew Dunn	Teledyne-LeCroy
Emmanuel Lemay	Seagate Technology LLC	Tony Minchell	Teledyne-LeCroy
John Hein	Seagate Technology LLC	Anand Dabak	Texas Instruments
Marc Noblitt	Seagate Technology LLC	Bill Waters	Texas Instruments
Michael Morgan	Seagate Technology LLC	Bing Lu	Texas Instruments
Ronald Rueckert	Seagate Technology LLC	Deric Waters	Texas Instruments
Tony Priborsky	Seagate Technology LLC	Grant Ley	Texas Instruments
Chin Chang	Semtech Corporation	Gregory Watkins	Texas Instruments
Tom Farkas	Semtech Corporation	Ingolf Frank	Texas Instruments
Ning Dai	Silergy Corp.	Ivo Huber	Texas Instruments
Wanfeng Zhang	Silergy Corp.	Javed Ahmad	Texas Instruments
Kafai Leung	Silicon Laboratories, Inc.		
Kok Hong Soh	Silicon Laboratories, Inc.		
Sorin Badiu	Silicon Laboratories, Inc.		

Jean Picard	Texas Instruments
John Perry	Texas Instruments
Martin Patoka	Texas Instruments
Mike Campbell	Texas Instruments
Scott Jackson	Texas Instruments
Shafiuddin	Texas Instruments
Mohammed	
Srinath Hosur	Texas Instruments
Steven Tom	Texas Instruments
Yoon Lee	Texas Instruments
Tod Wolf	The Silanna Group Pty. Ltd.
Chris Yokum	Total Phase
Brad Cox	Ventev Mobile
Colin Vose	Ventev Mobile
Dydrion Lin	VIA Technologies, Inc.
Fong-Jim Wang	VIA Technologies, Inc.
Jay Tseng	VIA Technologies, Inc.
Rex Chang	VIA Technologies, Inc.
Terrance Shih	VIA Technologies, Inc.
Ho Wen Tsai	Weltrend Semiconductor
Hung Chiang	Weltrend Semiconductor
Jeng Cheng Liu	Weltrend Semiconductor
Priscilla Lee	Weltrend Semiconductor
Wayne Lo	Weltrend Semiconductor
Charles Neumann	Western Digital Technologies, Inc.
Curtis Stevens	Western Digital Technologies, Inc.
John Maroney	Western Digital Technologies, Inc.
Joe O'Brien	Wilder Technologies
Will Miller	Wilder Technologies
Juejia Zhou	Xiaomi Communications Co., Ltd.
Xiaoxing Yang	Xiaomi Communications Co., Ltd.

## Revision History

Revision	Version	Comments	Issue Date
1.0	1.0	Initial release Revision 1.0	5 July 2012
1.0	1.1	Including errata through 31-October-2012	31 October 2012
1.0	1.2	Including errata through 26-June-2013	26 June 2013
1.0	1.3	Including errata through 11-March-2014	11 March 2014
2.0	1.0	Initial release Revision 2.0	11 August 2014
2.0	1.1	Including errata through 7-May 2015	7 May 2015
2.0	1.2	Including errata through 25-March-2016	25 March 2016
2.0	1.3	Including errata through 11-January-2017	11 January 2017
3.0	1.0	Initial release Revision 3.0	11 December 2015
3.0	1.0a	Including errata through 25-March-2016	25 March 2016
3.0	1.1	Including errata through 12-January-2016	12 January 2017
3.0	1.2	Including errata through 21-June-2018:	21 June 2018

## Table of Contents

INTELLECTUAL PROPERTY DISCLAIMER .....	6
Chairs.....	7
Editors .....	7
Contributors.....	7
Revision History.....	13
Table of Contents .....	14
List of Tables .....	20
List of Figures.....	26
1. Introduction .....	34
1.1 Overview .....	34
1.2 Purpose .....	35
1.3 Scope.....	35
1.4 Conventions .....	35
1.4.1 Precedence .....	35
1.4.2 Keywords .....	36
1.4.3 Numbering.....	37
1.5 Related Documents .....	37
1.6 Terms and Abbreviations.....	38
1.7 Parameter Values.....	45
1.8 Changes from Revision 2.0 .....	46
1.9 Compatibility with Revision 2.0 .....	46
2. Overview .....	46
2.1 Introduction .....	46
2.2 Section Overview .....	47
2.3 Revision 2.0 Changes and Compatibility.....	48
2.3.1 Changes from Revision 2.0.....	48
2.3.2 Compatibility with Revision 2.0 .....	48
2.4 USB Power Delivery Capable Devices .....	49
2.5 SOP* Communication.....	50
2.5.1 Introduction .....	50
2.5.2 SOP* Collision Avoidance.....	50
2.5.3 SOP Communication .....	50
2.5.4 SOP'/SOP" Communication with Cable Plugs .....	50
2.6 Operational Overview .....	52
2.6.1 Source Operation .....	52
2.6.2 Sink Operation.....	55
2.6.3 Cable Plugs .....	57
2.7 Architectural Overview .....	58
2.7.1 Policy .....	60
2.7.2 Message Formation and Transmission.....	61
2.7.3 Collision Avoidance .....	61
2.7.4 Power supply.....	61
2.7.5 DFP/UFP .....	62

2.7.6	Cable and Connectors .....	62
2.7.7	Interactions between Non-PD, BC and PD devices .....	62
2.7.8	Power Rules .....	63
3.	USB Type-A and USB Type-B Cable Assemblies and Connectors .....	63
4.	Electrical Requirements.....	63
4.1	Interoperability with other USB Specifications .....	63
4.2	Dead Battery Detection / Unpowered Port Detection.....	63
4.3	Cable IR Ground Drop (IR Drop) .....	63
4.4	Cable Type Detection.....	63
5.	Physical Layer .....	64
5.1	Physical Layer Overview .....	64
5.2	Physical Layer Functions.....	64
5.3	Symbol Encoding .....	65
5.4	Ordered Sets.....	66
5.5	Transmitted Bit Ordering .....	66
5.6	Packet Format.....	68
5.6.1	Packet Framing .....	68
5.6.2	CRC .....	70
5.6.3	Packet Detection Errors.....	72
5.6.4	Hard Reset .....	72
5.6.5	Cable Reset.....	72
5.7	Collision Avoidance .....	73
5.8	Biphase Mark Coding (BMC) Signaling Scheme .....	73
5.8.1	Encoding and signaling.....	74
5.8.2	Transmit and Receive Masks .....	76
5.8.3	Transmitter Load Model .....	82
5.8.4	BMC Common specifications .....	83
5.8.5	BMC Transmitter Specifications .....	84
5.8.6	BMC Receiver Specifications .....	86
5.9	Built in Self-Test (BIST).....	89
5.9.1	BIST Carrier Mode .....	89
5.9.2	BIST Test Data .....	89
6.	Protocol Layer .....	89
6.1	Overview .....	89
6.2	Messages.....	89
6.2.1	Message Construction .....	90
6.3	Control Message .....	98
6.3.1	GoodCRC Message .....	99
6.3.2	GotoMin Message.....	100
6.3.3	Accept Message .....	100
6.3.4	Reject Message.....	100
6.3.5	Ping Message.....	101
6.3.6	PS_RDY Message .....	101
6.3.7	Get_Source_Cap Message .....	101
6.3.8	Get_Sink_Cap Message .....	101
6.3.9	DR_Swap Message .....	101
6.3.10	PR_Swap Message.....	102
6.3.11	VCONN_Swap Message .....	102

6.3.12	Wait Message.....	103
6.3.13	Soft Reset Message .....	104
6.3.14	Not_Supported Message .....	104
6.3.15	Get_Source_Cap_Extended Message.....	104
6.3.16	Get_Status Message .....	104
6.3.17	FR_Swap Message.....	104
6.3.18	Get_PPS_Status.....	105
6.3.19	Get_Country_Codes .....	105
6.3.20	Get_Sink_Cap_Extended Message.....	105
6.4	Data Message .....	105
6.4.1	Capabilities Message.....	106
6.4.2	Request Message .....	115
6.4.3	BIST Message .....	119
6.4.4	Vendor Defined Message.....	120
6.4.5	Battery_Status Message .....	143
6.4.6	Alert Message .....	144
6.4.7	Get_Country_Info Message .....	145
6.5	Extended Message.....	145
6.5.1	Source_Capabilities_Extended Message .....	146
6.5.2	Status Message.....	150
6.5.3	Get_Battery_Cap Message .....	153
6.5.4	Get_Battery_Status Message .....	153
6.5.5	Battery_Capabilities Message.....	154
6.5.6	Get_Manufacturer_Info Message .....	154
6.5.7	Manufacturer_Info Message .....	155
6.5.8	Security Messages .....	156
6.5.9	Firmware Update Messages .....	156
6.5.10	PPS_Status Message .....	157
6.5.11	Country_Codes Message .....	158
6.5.12	Country_Info Message.....	158
6.5.13	Sink_Capabilities_Extended Message .....	159
6.6	Timers.....	162
6.6.1	CRCReceiveTimer .....	162
6.6.2	SenderResponseTimer .....	163
6.6.3	Capability Timers.....	163
6.6.4	Wait Timers and Times .....	164
6.6.5	Power Supply Timers.....	164
6.6.6	NoResponseTimer .....	165
6.6.7	BIST Timers .....	166
6.6.8	Power Role Swap Timers.....	166
6.6.9	Soft Reset Timers.....	166
6.6.10	Hard Reset Timers.....	166
6.6.11	Structured VDM Timers .....	167
6.6.12	Vconn Timers .....	168
6.6.13	tCableMessage.....	168
6.6.14	DiscoverIdentityTimer.....	168
6.6.15	Collision Avoidance Timers.....	168
6.6.16	Fast Role Swap Timers.....	169
6.6.17	Chunking Timers .....	169

6.6.18	Programmable Power Supply Timers .....	170
6.6.19	Time Values and Timers .....	170
6.7	Counters .....	173
6.7.1	MessageID Counter .....	173
6.7.2	Retry Counter .....	173
6.7.3	Hard Reset Counter .....	174
6.7.4	Capabilities Counter .....	174
6.7.5	Discover Identity Counter .....	174
6.7.6	VDMBusyCounter .....	174
6.7.7	Counter Values and Counters .....	174
6.8	Reset .....	175
6.8.1	Soft Reset and Protocol Error .....	175
6.8.2	Hard Reset .....	177
6.8.3	Cable Reset .....	177
6.9	Collision Avoidance .....	178
6.10	Message Discarding .....	178
6.11	State behavior .....	179
6.11.1	Introduction to state diagrams used in Chapter 6 .....	179
6.11.2	State Operation .....	179
6.11.3	List of Protocol Layer States .....	197
6.12	Message Applicability .....	198
6.12.1	Applicability of Control Messages .....	199
6.12.2	Applicability of Data Messages .....	200
6.12.3	Applicability of Extended Messages .....	201
6.12.4	Applicability of Structured VDM Commands .....	202
6.12.5	Applicability of Reset Signaling .....	203
6.12.6	Applicability of Fast Role Swap signal .....	203
6.13	Value Parameters .....	203
7.	Power Supply .....	203
7.1	Source Requirements .....	203
7.1.1	Behavioral Aspects .....	203
7.1.2	Source Bulk Capacitance .....	204
7.1.3	Types of Sources .....	204
7.1.4	Source Transitions .....	204
7.1.5	Response to Hard Resets .....	210
7.1.6	Changing the Output Power Capability .....	211
7.1.7	Robust Source Operation .....	211
7.1.8	Output Voltage Tolerance and Range .....	212
7.1.9	Charging and Discharging the Bulk Capacitance on $V_{BUS}$ .....	213
7.1.10	Swap Standby for Sources .....	213
7.1.11	Source Peak Current Operation .....	214
7.1.12	Source Capabilities Extended Parameters .....	214
7.1.13	Fast Role Swap .....	216
7.1.14	Non-application of $V_{BUS}$ Slew Rate Limits .....	218
7.2	Sink Requirements .....	218
7.2.1	Behavioral Aspects .....	218
7.2.2	Sink Bulk Capacitance .....	218
7.2.3	Sink Standby .....	218

7.2.4	Suspend Power Consumption .....	219
7.2.5	Zero Negotiated Current .....	219
7.2.6	Transient Load Behavior.....	219
7.2.7	Swap Standby for Sinks.....	219
7.2.8	Sink Peak Current Operation .....	219
7.2.9	Robust Sink Operation.....	220
7.2.10	Fast Role Swap .....	221
7.3	Transitions .....	221
7.3.1	Increasing the Current .....	222
7.3.2	Increasing the Voltage .....	224
7.3.3	Increasing the Voltage and Current.....	226
7.3.4	Increasing the Voltage and Decreasing the Current .....	228
7.3.5	Decreasing the Voltage and Increasing the Current .....	230
7.3.6	Decreasing the Current.....	232
7.3.7	Decreasing the Voltage .....	234
7.3.8	Decreasing the Voltage and the Current .....	236
7.3.9	Sink Requested Power Role Swap.....	238
7.3.10	Source Requested Power Role Swap.....	241
7.3.11	GotoMin Current Decrease .....	244
7.3.12	Source Initiated Hard Reset.....	246
7.3.13	Sink Initiated Hard Reset .....	248
7.3.14	No change in Current or Voltage.....	250
7.3.15	Fast Role Swap .....	252
7.3.16	Increasing the Programmable Power Supply Voltage .....	254
7.3.17	Decreasing the Programmable Power Supply Voltage.....	256
7.3.18	Changing the Source PDO or APDO .....	258
7.3.19	Increasing the Programmable Power Supply Current .....	260
7.3.20	Decreasing the Programmable Power Supply Current.....	262
7.3.21	Same Request Programmable Power Supply .....	264
7.4	Electrical Parameters .....	265
7.4.1	Source Electrical Parameters.....	265
7.4.2	Sink Electrical Parameters.....	269
7.4.3	Common Electrical Parameters.....	270
8.	Device Policy.....	271
8.1	Overview .....	271
8.2	Device Policy Manager.....	271
8.2.1	Capabilities .....	272
8.2.2	System Policy .....	272
8.2.3	Control of Source/Sink.....	272
8.2.4	Cable Detection .....	273
8.2.5	Managing Power Requirements .....	273
8.2.6	Use of “Unconstrained Power” bit with Batteries and AC supplies .....	275
8.2.7	Interface to the Policy Engine .....	277
8.3	Policy Engine .....	277
8.3.1	Introduction .....	277
8.3.2	Atomic Message Sequence Diagrams .....	278
8.3.3	State Diagrams .....	410
9.	States and Status Reporting .....	476

9.1 Overview .....	476
9.1.1 PDUSB Device and Hub Requirements .....	478
9.1.2 Mapping to USB Device States .....	478
9.1.3 PD Software Stack.....	481
9.1.4 PDUSB Device Enumeration.....	481
9.2 PD Specific Descriptors.....	483
9.2.1 USB Power Delivery Capability Descriptor .....	483
9.2.2 Battery Info Capability Descriptor .....	484
9.2.3 PD Consumer Port Capability Descriptor .....	485
9.2.4 PD Provider Port Capability Descriptor .....	485
9.3 PD Specific Requests and Events .....	486
9.3.1 PD Specific Requests .....	486
9.4 PDUSB Hub and PDUSB Peripheral Device Requests.....	487
9.4.1 GetBatteryStatus .....	487
9.4.2 SetPFeature.....	488
10. Power Rules .....	490
10.1 Introduction .....	490
10.2 Source Power Rules.....	490
10.2.1 Source Power Rule Considerations.....	490
10.2.2 Normative Voltages and Currents .....	491
10.2.3 Optional Voltages/Currents.....	493
10.2.4 Power sharing between ports.....	495
10.3 Sink Power Rules .....	495
10.3.1 Sink Power Rule Considerations .....	495
10.3.2 Normative Sink Rules .....	495
A. CRC calculation .....	496
A.1 C code example .....	496
A.2 Table showing the full calculation over one Message .....	498
B. PD Message Sequence Examples .....	499
B.1 External power is supplied downstream.....	499
B.2 External power is supplied upstream .....	502
B.3 Giving back power.....	508
C. VDM Command Examples .....	518
C.1 Discover Identity Example .....	518
C.1.1 Discover Identity Command request .....	518
C.1.2 Discover Identity Command response – Active Cable .....	518
C.1.3 Discover Identity Command response – Hub.....	520
C.2 Discover SVIDs Example.....	521
C.2.1 Discover SVIDs Command request .....	521
C.2.1 Discover SVIDs Command response .....	521
C.3 Discover Modes Example .....	522
C.3.1 Discover Modes Command request.....	522
C.3.2 Discover Modes Command response .....	522
C.4 Enter Mode Example .....	523
C.4.1 Enter Mode Command request .....	523
C.4.2 Enter Mode Command response .....	523
C.4.1 Enter Mode Command request with additional VDO .....	524
C.5 Exit Mode Example .....	525

C.5.1	Exit Mode Command request .....	525
C.5.2	Exit Mode Command response .....	525
C.6	Attention Example .....	526
C.6.1	Attention Command request .....	526
C.6.2	Attention Command request with additional VDO .....	526
D.	BMC Receiver Design Examples .....	527
D.1	Finite Difference Scheme .....	527
D.1.1	Sample Circuitry .....	527
D.1.2	Theory .....	527
D.1.3	Data Recovery .....	529
D.1.4	Noise Zone and Detection Zone .....	530
D.2	Subtraction Scheme .....	530
D.2.1	Sample Circuitry .....	530
D.2.2	Output of Each Circuit Block .....	531
D.2.3	Subtractor Output at Power Source and Power Sink .....	531
D.2.4	Noise Zone and Detection Zone .....	532
E.	FRS System Level Example .....	532
E.1	Overview .....	532
E.2	FRS Initial Setup .....	534
E.3	FRS Process .....	536

## List of Tables

Table 1-1	Terms and Abbreviations .....	38
Table 5-1	4b5b Symbol Encoding Table .....	65
Table 5-2	Ordered Sets .....	66
Table 5-3	Validation of Ordered Sets .....	66
Table 5-4	Data Size .....	67
Table 5-5	SOP ordered set .....	68
Table 5-6	SOP' ordered set .....	69
Table 5-7	SOP'' ordered set .....	69
Table 5-8	SOP'_Debug ordered set .....	69
Table 5-9	SOP''_Debug ordered set .....	70
Table 5-10	CRC-32 Mapping .....	71
Table 5-11	Hard Reset ordered set .....	72
Table 5-12	Cable Reset ordered set .....	72
Table 5-13	Rp values used for Collision Avoidance .....	73
Table 5-14	BMC Tx Mask Definition, X Values .....	77
Table 5-15	BMC Tx Mask Definition, Y Values .....	78
Table 5-16	BMC Rx Mask Definition .....	82
Table 5-17	BMC Common Normative Requirements .....	83
Table 5-18	BMC Transmitter Normative Requirements .....	84
Table 5-19	BMC Receiver Normative Requirements .....	86
Table 6-1	Message Header .....	90
Table 6-2	Revision Interoperability during an Explicit Contract .....	93

Table 6-3 Extended Message Header .....	94
Table 6-4 Use of Unchunked Message Supported bit.....	95
Table 6-5 Control Message Types.....	99
Table 6-6 Data Message Types .....	106
Table 6-7 Power Data Object .....	107
Table 6-8 Augmented Power Data Object .....	107
Table 6-9 Fixed Supply PDO - Source .....	109
Table 6-10 Fixed Power Source Peak Current Capability .....	111
Table 6-11 Variable Supply (non-Battery) PDO - Source .....	111
Table 6-12 Battery Supply PDO - Source .....	111
Table 6-13 Programmable Power Supply APDO - Source.....	112
Table 6-14 Fixed Supply PDO - Sink.....	113
Table 6-15 Variable Supply (non-Battery) PDO - Sink .....	114
Table 6-16 Battery Supply PDO - Sink .....	114
Table 6-17 Programmable Power Supply APDO - Sink.....	114
Table 6-18 Fixed and Variable Request Data Object.....	115
Table 6-19 Fixed and Variable Request Data Object with GiveBack Support.....	115
Table 6-20 Battery Request Data Object .....	115
Table 6-21 Battery Request Data Object with GiveBack Support.....	116
Table 6-22 Programmable Request Data Object .....	116
Table 6-23 BIST Data Object .....	119
Table 6-24 Unstructured VDM Header .....	121
Table 6-25 Structured VDM Header .....	121
Table 6-26 Structured VDM Commands .....	122
Table 6-27 SVID Values.....	122
Table 6-28 Commands and Responses.....	124
Table 6-29 ID Header VDO .....	125
Table 6-30 Product Types (UFP).....	126
Table 6-31 Product Types (Cable Plug) .....	127
Table 6-32 Product Types (DFP).....	127
Table 6-33 Cert Stat VDO .....	127
Table 6-34 Product VDO .....	128
Table 6-35 Passive Cable VDO.....	128
Table 6-36 Active Cable VDO 1 .....	130
Table 6-37 Active Cable VDO 2 .....	132
Table 6-38 AMA VDO .....	133
Table 6-39 VPD VDO .....	134
Table 6-40 Discover SVIDs Responder VDO.....	135
Table 6-41 Battery Status Data Object (BSDO).....	143
Table 6-42 Alert Data Object.....	144
Table 6-43 Country Code Data Object.....	145
Table 6-44 Extended Message Types .....	146
Table 6-45 Source Capabilities Extended Data Block (SCEDB).....	147

Table 6-46 SOP Status Data Block (SDB) .....	151
Table 6-47 SOP'/SOP" Status Data Block (SDB) .....	153
Table 6-48 Get Battery Cap Data Block (GBCDB) .....	153
Table 6-49 Get Battery Status Data Block (GBSDB).....	154
Table 6-50 Battery Capability Data Block (BCDB) .....	154
Table 6-51 Get Manufacturer Info Data Block (GMIDB).....	155
Table 6-52 Manufacturer Info Data Block (MIDB) .....	155
Table 6-53 PPS Status Data Block (PPSSDB) .....	157
Table 6-54 Country Codes Data Block (CCDB) .....	158
Table 6-55 Country Info Data Block (CIDB).....	159
Table 6-56 Sink Capabilities Extended Data Block (SKEDB) .....	159
Table 6-57 Time Values .....	171
Table 6-58 Timers.....	172
Table 6-59 Counter parameters .....	174
Table 6-60 Counters .....	174
Table 6-61 Response to an incoming Message (except VDM) .....	176
Table 6-62 Response to an incoming VDM.....	176
Table 6-63 Message discarding .....	178
Table 6-64 Protocol Layer States .....	197
Table 6-65 Applicability of Control Messages.....	199
Table 6-66 Applicability of Data Messages.....	200
Table 6-67 Applicability of Extended Messages .....	201
Table 6-68 Applicability of Structured VDM Commands.....	202
Table 6-69 Applicability of Reset Signaling .....	203
Table 6-70 Applicability of Fast Role Swap signal .....	203
Table 6-71 Value Parameters .....	203
Table 7-1 Sequence Description for Increasing the Current .....	223
Table 7-2 Sequence Description for Increasing the Voltage .....	225
Table 7-3 Sequence Diagram for Increasing the Voltage and Current .....	227
Table 7-4 Sequence Description for Increasing the Voltage and Decreasing the Current....	229
Table 7-5 Sequence Description for Decreasing the Voltage and Increasing the Current.....	231
Table 7-6 Sequence Description for Decreasing the Current .....	233
Table 7-7 Sequence Description for Decreasing the Voltage .....	235
Table 7-8 Sequence Description for Decreasing the Voltage and the Current.....	237
Table 7-9 Sequence Description for a Sink Requested Power Role Swap .....	239
Table 7-10 Sequence Description for a Source Requested Power Role Swap .....	242
Table 7-11 Sequence Description for a GotoMin Current Decrease.....	245
Table 7-12 Sequence Description for a Source Initiated Hard Reset .....	247
Table 7-13 Sequence Description for a Sink Initiated Hard Reset .....	249
Table 7-14 Sequence Description for no change in Current or Voltage.....	251
Table 7-15 Sequence Description for Fast Role Swap.....	252
Table 7-16 Sequence Description for Increasing the Programmable Power Supply Voltage .....	254

Table 7-17 Sequence Description for Decreasing the Programmable Power Supply Voltage .....	256
Table 7-18 Sequence Description for Changing the Source PDO or APDO .....	258
Table 7-19 Sequence Description for increasing the Current in PPS mode.....	260
Table 7-20 Sequence Description for decreasing the Current in PPS mode .....	262
Table 7-21 Sequence Description for increasing the Current in PPS mode.....	264
Table 7-22 Source Electrical Parameters .....	265
Table 7-23 Sink Electrical Parameters .....	269
Table 7-24 Common Source/Sink Electrical Parameters.....	270
Table 8-1 Basic Message Flow .....	278
Table 8-2 Potential issues in Basic Message Flow .....	279
Table 8-3 Basic Message Flow with CRC failure .....	280
Table 8-4 Interruptible and Non-interruptible AMS .....	282
Table 8-5 Steps for a successful Power Negotiation.....	284
Table 8-6 Steps for a GotoMin Negotiation .....	287
Table 8-7 Steps for a successful Power Negotiation.....	289
Table 8-8 Steps for a Soft Reset.....	292
Table 8-9 Steps for Source initiated Hard Reset .....	295
Table 8-10 Steps for Sink initiated Hard Reset.....	298
Table 8-11 Steps for Source initiated Hard Reset – Sink long reset .....	301
Table 8-12 Steps for a Successful Source Initiated Power Role Swap Sequence .....	304
Table 8-13 Steps for a Successful Sink Initiated Power Role Swap Sequence .....	307
Table 8-14 Steps for a Successful Fast Role Swap Sequence.....	312
Table 8-15 Steps for Data Role Swap, UFP operating as Sink initiates .....	315
Table 8-16 Steps for Data Role Swap, UFP operating as Source initiates .....	317
Table 8-17 Steps for Data Role Swap, DFP operating as Source initiates .....	319
Table 8-18 Steps for Data Role Swap, DFP operating as Sink initiates .....	321
Table 8-19 Steps for Source to Sink Vconn Source Swap .....	323
Table 8-20 Steps for Sink to Source Vconn Source Swap .....	326
Table 8-21 Steps for Source Alert to Sink .....	329
Table 8-22 Steps for Sink Alert to Source .....	330
Table 8-23 Steps for a Sink getting Source Status Sequence.....	331
Table 8-24 Steps for a Source getting Sink Status Sequence.....	333
Table 8-25 Steps for a Sink getting Source PPS status Sequence .....	335
Table 8-26 Steps for a Sink getting Source Capabilities Sequence .....	337
Table 8-27 Steps for a Dual-Role Source getting Dual-Role Sink's capabilities as a Source Sequence .....	339
Table 8-28 Steps for a Source getting Sink Capabilities Sequence .....	341
Table 8-29 Steps for a Dual-Role Sink getting Dual-Role Source capabilities as a Sink Sequence .....	343
Table 8-30 Steps for a Sink getting Source extended capabilities Sequence .....	345
Table 8-31 Steps for a Dual-Role Source getting Dual-Role Sink extended capabilities Sequence .....	347
Table 8-32 Steps for a Sink getting Source Battery capabilities Sequence .....	349

Table 8-33 Steps for a Source getting Sink Battery capabilities Sequence .....	351
Table 8-34 Steps for a Sink getting Source Battery status Sequence .....	353
Table 8-35 Steps for a Source getting Sink Battery status Sequence .....	355
Table 8-36 Steps for a Source getting Sink's Port Manufacturer Information Sequence.....	357
Table 8-37 Steps for a Source getting Sink's Port Manufacturer Information Sequence.....	359
Table 8-38 Steps for a Source getting Sink's Battery Manufacturer Information Sequence .....	361
Table 8-39 Steps for a Source getting Sink's Battery Manufacturer Information Sequence .....	363
Table 8-40 Steps for a Vconn Source getting Sink's Port Manufacturer Information Sequence .....	365
Table 8-41 Steps for a Source getting Country Codes Sequence .....	367
Table 8-42 Steps for a Source getting Sink's Country Codes Sequence .....	369
Table 8-43 Steps for a Vconn Source getting Sink's Country Codes Sequence .....	371
Table 8-44 Steps for a Source getting Country Information Sequence.....	373
Table 8-45 Steps for a Source getting Sink's Country Information Sequence .....	375
Table 8-46 Steps for a Vconn Source getting Sink's Country Information Sequence.....	377
Table 8-47 Steps for a Source requesting a security exchange with a Sink Sequence.....	379
Table 8-48 Steps for a Sink requesting a security exchange with a Source Sequence.....	381
Table 8-49 Steps for a Vconn Source requesting a security exchange with a Cable Plug Sequence .....	383
Table 8-50 Steps for a Source requesting a firmware update exchange with a Sink Sequence .....	385
Table 8-51 Steps for a Sink requesting a firmware update exchange with a Source Sequence .....	387
Table 8-52 Steps for a Vconn Source requesting a firmware update exchange with a Cable Plug Sequence .....	389
Table 8-53 Steps for DFP to UFP Discover Identity.....	391
Table 8-54 Steps for Source Port to Cable Plug Discover Identity .....	393
Table 8-55 Steps for DFP to Cable Plug Discover Identity.....	395
Table 8-56 Steps for DFP to UFP Enter Mode.....	397
Table 8-57 Steps for DFP to UFP Exit Mode .....	399
Table 8-58 Steps for DFP to Cable Plug Enter Mode.....	401
Table 8-59 Steps for DFP to Cable Plug Exit Mode .....	403
Table 8-60 Steps for UFP to DFP Attention .....	405
Table 8-61 Steps for BIST Carrier Mode Test .....	407
Table 8-62 Steps for BIST Test Data Test.....	409
Table 8-63 Policy Engine States .....	471
Table 9-1 USB Power Delivery Type Codes .....	483
Table 9-2 USB Power Delivery Capability Descriptor .....	483
Table 9-3 Battery Info Capability Descriptor .....	484
Table 9-4 PD Consumer Port Descriptor .....	485
Table 9-5 PD Provider Port Descriptor .....	485
Table 9-6 PD Requests .....	486
Table 9-7 PD Request Codes.....	486

Table 9-8 PD Feature Selectors .....	486
Table 9-9 Battery Status Structure .....	487
Table 9-10 Battery Wake Mask .....	488
Table 9-11 Charging Policy Encoding .....	489
Table 10-1 Considerations for Sources .....	490
Table 10-2 Normative Voltages and Minimum Currents .....	491
Table 10-3 Fixed Supply PDO – Source 5V .....	492
Table 10-4 Fixed Supply PDO – Source 9V .....	493
Table 10-5 Fixed Supply PDO – Source 15V .....	493
Table 10-6 Fixed Supply PDO – Source 20V .....	493
Table 10-7 Programmable Power Supply PDOs and APDOs based on the PDP .....	494
Table 10-8 Programmable Power Supply Voltage Ranges .....	494
Table B-1 External power is supplied downstream .....	500
Table B-2 External power is supplied upstream .....	503
Table B-3 Giving back power .....	508
Table C-1 Discover Identity Command request from Initiator Example .....	518
Table C-2 Discover Identity Command response from Active Cable Responder Example .....	519
Table C-3 Discover Identity Command response from Hub Responder Example .....	520
Table C-4 Discover SVIDs Command request from Initiator Example .....	521
Table C-5 Discover SVIDs Command response from Responder Example .....	521
Table C-6 Discover Modes Command request from Initiator Example .....	522
Table C-7 Discover Modes Command response from Responder Example .....	522
Table C-8 Enter Mode Command request from Initiator Example .....	523
Table C-9 Enter Mode Command response from Responder Example .....	524
Table C-10 Enter Mode Command request from Initiator Example .....	524
Table C-11 Exit Mode Command request from Initiator Example .....	525
Table C-12 Exit Mode Command response from Responder Example .....	525
Table C-13 Attention Command request from Initiator Example .....	526
Table C-14 Attention Command request from Initiator with additional VDO Example .....	526
Table E-1: Sequence Table for setup of a Fast Role Swap (Hub connected to Power Adapter first) .....	534
Table E-2 Sequence Table for setup of a Fast Role Swap (Hub connected to Notebook before Power Adapter) .....	535
Table E-3 Sequence Table for slow Vbus discharge (it discharges after FR_Swap message is sent) .....	537
Table E-4 Vbus discharges quickly after adapter disconnected .....	538

## List of Figures

Figure 2-1 Logical Structure of USB Power Delivery Capable Devices .....	49
Figure 2-2 Example SOP' Communication between VCONN Source and Cable Plug(s) .....	51
Figure 2-3 USB Power Delivery Communications Stack .....	58
Figure 2-4 USB Power Delivery Communication Over USB .....	59
Figure 2-5 High Level Architecture View .....	60
Figure 5-1 Interpretation of ordered sets .....	66
Figure 5-2 Transmit Order for Various Sizes of Data.....	67
Figure 5-3 USB Power Delivery Packet Format .....	68
Figure 5-4 CRC 32 generation .....	71
Figure 5-5 Line format of Hard Reset .....	72
Figure 5-6 Line format of Cable Reset .....	73
Figure 5-7 BMC Example .....	74
Figure 5-8 BMC Transmitter Block Diagram .....	74
Figure 5-9 BMC Receiver Block Diagram .....	74
Figure 5-10 BMC Encoded Start of Preamble.....	75
Figure 5-11 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with High-to-Low Last Transition .....	75
Figure 5-12 Transmitting or Receiving BMC Encoded Frame Terminated by One with High-to-Low Last Transition .....	75
Figure 5-13 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with Low to High Last Transition.....	76
Figure 5-14 Transmitting or Receiving BMC Encoded Frame Terminated by One with Low to High Last Transition.....	76
Figure 5-15 BMC Tx 'ONE' Mask .....	77
Figure 5-16 BMC Tx 'ZERO' Mask .....	77
Figure 5-17 BMC Rx 'ONE' Mask when Sourcing Power .....	79
Figure 5-18 BMC Rx 'ZERO' Mask when Sourcing Power .....	80
Figure 5-19 BMC Rx 'ONE' Mask when Power neutral .....	80
Figure 5-20 BMC Rx 'ZERO' Mask when Power neutral .....	81
Figure 5-21 BMC Rx 'ONE' Mask when Sinking Power.....	81
Figure 5-22 BMC Rx 'ZERO' Mask when Sinking Power.....	82
Figure 5-23 Transmitter Load Model for BMC Tx from a Source .....	83
Figure 5-24 Transmitter Load Model for BMC Tx from a Sink .....	83
Figure 5-25 Transmitter diagram illustrating zDriver .....	85
Figure 5-26 Inter-Frame Gap Timings .....	85
Figure 5-27 Example Multi-Drop Configuration showing two DRPs.....	87
Figure 5-28 Example Multi-Drop Configuration showing a DFP and UFP.....	88
Figure 5-29 Test Data Frame .....	89
Figure 6-1 USB Power Delivery Packet Format including Control Message Payload.....	90
Figure 6-2 USB Power Delivery Packet Format including Data Message Payload .....	90
Figure 6-3 USB Power Delivery Packet Format including an Extended Message Header and Payload.....	90
Figure 6-4 Example Security_Request sequence Unchunked (Chunked bit = 0) .....	96

Figure 6-5 Example byte transmission for Security_Request Message of Data Size 7 (Chunked bit is set to 0).....	96
Figure 6-6 Example byte transmission for Security_Response Message of Data Size 7 (Chunked bit is set to 0).....	96
Figure 6-7 Example Security_Request sequence Chunked (Chunked bit = 1).....	97
Figure 6-8 Example Security_Request Message of Data Size 7 (Chunked bit set to 1).....	97
Figure 6-9 Example Chunk 0 of Security_Response Message of Data Size 30 (Chunked bit set to 1) .....	98
Figure 6-10 Example byte transmission for a Security_Request Message Chunk request (Chunked bit is set to 1) .....	98
Figure 6-11 Example Chunk 1 of Security_Response Message of Data Size 30 (Chunked bit set to 1) .....	98
Figure 6-12 Example Capabilities Message with 2 Power Data Objects.....	106
Figure 6-13 BIST Message .....	119
Figure 6-14 Vendor Defined Message .....	120
Figure 6-15 Discover Identity Command response .....	125
Figure 6-16 Example Discover SVIDs response with 3 SVIDs .....	135
Figure 6-17 Example Discover SVIDs response with 4 SVIDs .....	136
Figure 6-18 Example Discover SVIDs response with 12 SVIDs followed by an empty response.....	136
Figure 6-19 Example Discover Modes response for a given SVID with 3 Modes .....	136
Figure 6-20 Successful Enter Mode sequence .....	137
Figure 6-21 Enter Mode sequence Interrupted by Source Capabilities and then Re-run .....	138
Figure 6-22 Unsuccessful Enter Mode sequence due to NAK.....	138
Figure 6-23 Exit Mode sequence.....	139
Figure 6-24 Attention Command request/response sequence.....	140
Figure 6-25 Command request/response sequence.....	140
Figure 6-26 Enter/Exit Mode Process .....	142
Figure 6-27 Battery_Status Message .....	143
Figure 6-28 Alert Message.....	144
Figure 6-29 Get_Country_Info Message .....	145
Figure 6-30 Source_Capabilities_Extended Message.....	146
Figure 6-31 SOP Status Message .....	150
Figure 6-32 SOP'/SOP" Status Message .....	152
Figure 6-33 Get_Battery_Cap Message .....	153
Figure 6-34 Get_Battery_Status Message .....	153
Figure 6-35 Battery_Capabilities Message .....	154
Figure 6-36 Get_Manufacturer_Info Message .....	155
Figure 6-37 Manufacturer_Info Message .....	155
Figure 6-38 Security_Request Message .....	156
Figure 6-39 Security_Response Message .....	156
Figure 6-40 Firmware_Update_Request Message .....	157
Figure 6-41 Firmware_Update_Response Message .....	157
Figure 6-42 PPS_Status Message .....	157
Figure 6-43 Country_Codes Message .....	158

Figure 6-44 Country_Info Message .....	158
Figure 6-45 Sink_Capabilities_Extended Message .....	159
Figure 6-46 Outline of States .....	179
Figure 6-47 References to states .....	179
Figure 6-48 Chunking architecture Showing Message and Control Flow.....	180
Figure 6-49 Chunked Rx State Diagram .....	181
Figure 6-50 Chunked Tx State Diagram .....	183
Figure 6-51 Chunked Message Router State Diagram.....	186
Figure 6-52 Common Protocol Layer Message transmission State Diagram .....	187
Figure 6-53 Source Protocol Layer Message transmission State Diagram .....	190
Figure 6-54 Sink Protocol Layer Message transmission State Diagram .....	191
Figure 6-55 Protocol layer Message reception .....	192
Figure 6-56 Hard/Cable Reset .....	194
Figure 7-1 Placement of Source Bulk Capacitance.....	204
Figure 7-2 Transition Envelope for Positive Voltage Transitions .....	205
Figure 7-3 Transition Envelope for Negative Voltage Transitions .....	205
Figure 7-4 PPS Positive Voltage Transitions .....	207
Figure 7-5 PPS Negative Voltage Transitions.....	207
Figure 7-6 Expected PPS Ripple Relative to an LSB .....	208
Figure 7-7 PPS Programmable Voltage and Current Limit .....	209
Figure 7-8 PPS Programmable Voltage and Current Limit.....	210
Figure 7-9 Source V <sub>BUS</sub> and VCONN Response to Hard Reset .....	211
Figure 7-10 Application of vSrcNew and vSrcValid limits after tSrcReady .....	213
Figure 7-11 Source Peak Current Overload.....	214
Figure 7-12 Holdup Time Measurement .....	215
Figure 7-13 V <sub>BUS</sub> Power during Fast Role Swap .....	216
Figure 7-14 V <sub>BUS</sub> detection and timing during Fast Role Swap, initial V <sub>BUS</sub> (at new source) > vSafe5V (min). .....	217
Figure 7-15 V <sub>BUS</sub> detection and timing during Fast Role Swap, initial V <sub>BUS</sub> (at new source) < vSafe5V (min). .....	217
Figure 7-16 Placement of Sink Bulk Capacitance .....	218
Figure 7-17 Transition Diagram for Increasing the Current .....	222
Figure 7-18 Transition Diagram for Increasing the Voltage .....	224
Figure 7-19 Transition Diagram for Increasing the Voltage and Current .....	226
Figure 7-20 Transition Diagram for Increasing the Voltage and Decreasing the Current .....	228
Figure 7-21 Transition Diagram for Decreasing the Voltage and Increasing the Current .....	230
Figure 7-22 Transition Diagram for Decreasing the Current .....	232
Figure 7-23 Transition Diagram for Decreasing the Voltage .....	234
Figure 7-24 Transition Diagram for Decreasing the Voltage and the Current .....	236
Figure 7-25 Transition Diagram for a Sink Requested Power Role Swap.....	238
Figure 7-26 Transition Diagram for a Source Requested Power Role Swap.....	241
Figure 7-27 Transition Diagram for a GotoMin Current Decrease .....	244
Figure 7-28 Transition Diagram for a Source Initiated Hard Reset.....	246

Figure 7-29 Transition Diagram for a Sink Initiated Hard Reset .....	248
Figure 7-30 Transition Diagram for no change in Current or Voltage .....	250
Figure 7-31 Transition Diagram for Fast Role Swap .....	252
Figure 7-32 Transition Diagram for Increasing the Programmable Power Supply Voltage .....	254
Figure 7-33 Transition Diagram for Decreasing the Programmable Power Supply Voltage .....	256
Figure 7-34 Transition Diagram for Changing the Source PDO or APDO .....	258
Figure 7-35 Transition Diagram for increasing the Current in PPS mode .....	260
Figure 7-36 Transition Diagram for decreasing the Current in PPS mode .....	262
Figure 7-37 Transition Diagram for no change in Current or Voltage in PPS mode .....	264
Figure 8-1 Example of daisy chained displays .....	276
Figure 8-2 Basic Message Exchange (Successful) .....	278
Figure 8-3 Basic Message flow indicating possible errors .....	279
Figure 8-4 Basic Message Flow with Bad CRC followed by a Retry .....	280
Figure 8-5 Successful Fixed, Variable or Battery Power Negotiation .....	283
Figure 8-6 Successful GotoMin operation .....	287
Figure 8-7 PPS Keep Alive .....	289
Figure 8-8 Soft Reset .....	292
Figure 8-9 Source initiated Hard Reset .....	294
Figure 8-10 Sink Initiated Hard Reset .....	297
Figure 8-11 Source initiated reset - Sink long reset .....	300
Figure 8-12 Successful Power Role Swap Sequence Initiated by the Source .....	303
Figure 8-13 Successful Power Role Swap Sequence Initiated by the Sink .....	307
Figure 8-14 Successful Fast Role Swap Sequence .....	311
Figure 8-15 Data Role Swap, UFP operating as Sink initiates .....	315
Figure 8-16 Data Role Swap, UFP operating as Source initiates .....	317
Figure 8-17 Data Role Swap, DFP operating as Source initiates .....	319
Figure 8-18 Data Role Swap, DFP operating as Sink initiates .....	321
Figure 8-19 Source to Sink VCONN Source Swap .....	323
Figure 8-20 Sink to Source VCONN Source Swap .....	326
Figure 8-21 Source Alert to Sink .....	328
Figure 8-22 Sink Alert to Source .....	330
Figure 8-23 Sink Gets Source Status .....	331
Figure 8-24 Source Gets Sink Status .....	333
Figure 8-25 Sink Gets Source PPS Status .....	335
Figure 8-26 Sink Gets Source's Capabilities .....	337
Figure 8-27 Dual-Role Source Gets Dual-Role Sink's Capabilities as a Source .....	339
Figure 8-28 Source Gets Sink's Capabilities .....	341
Figure 8-29 Dual-Role Sink Gets Dual-Role Source's Capabilities as a Sink .....	343
Figure 8-30 Sink Gets Source's Extended Capabilities .....	345
Figure 8-31 Dual-Role Source Gets Dual-Role Sink's Extended Capabilities .....	347
Figure 8-32 Sink Gets Source's Battery Capabilities .....	349

Figure 8-33 Source Gets Sink's Battery Capabilities .....	351
Figure 8-34 Sink Gets Source's Battery Status .....	353
Figure 8-35 Source Gets Sink's Battery Status .....	355
Figure 8-36 Source Gets Sink's Port Manufacturer Information .....	357
Figure 8-37 Sink Gets Source's Port Manufacturer Information .....	359
Figure 8-38 Source Gets Sink's Battery Manufacturer Information .....	361
Figure 8-39 Sink Gets Source's Battery Manufacturer Information .....	363
Figure 8-40 VCONN Source Gets Cable Plug's Manufacturer Information .....	365
Figure 8-41 Source Gets Sink's Country Codes .....	367
Figure 8-42 Sink Gets Source's Country Codes .....	369
Figure 8-43 VCONN Source Gets Cable Plug's Country Codes .....	371
Figure 8-44 Source Gets Sink's Country Information .....	373
Figure 8-45 Sink Gets Source's Country Information .....	375
Figure 8-46 VCONN Source Gets Cable Plug's Country Information .....	377
Figure 8-47 Source requests security exchange with Sink .....	379
Figure 8-48 Sink requests security exchange with Source .....	381
Figure 8-49 Vconn Source requests security exchange with Cable Plug .....	383
Figure 8-50 Source requests firmware update exchange with Sink .....	385
Figure 8-51 Sink requests firmware update exchange with Source .....	387
Figure 8-52 Vconn Source requests firmware update exchange with Cable Plug .....	389
Figure 8-53 DFP to UFP Discover Identity .....	391
Figure 8-54 Source Port to Cable Plug Discover Identity .....	393
Figure 8-55 DFP to Cable Plug Discover Identity .....	395
Figure 8-56 DFP to UFP Enter Mode .....	397
Figure 8-57 DFP to UFP Exit Mode .....	399
Figure 8-58 DFP to Cable Plug Enter Mode .....	401
Figure 8-59 DFP to Cable Plug Exit Mode .....	403
Figure 8-60 UFP to DFP Attention .....	405
Figure 8-61 BIST Carrier Mode Test .....	406
Figure 8-62 BIST Test Data Test .....	408
Figure 8-63 Outline of States .....	410
Figure 8-64 References to states .....	410
Figure 8-65 Example of state reference with conditions .....	411
Figure 8-66 Example of state reference with the same entry and exit .....	411
Figure 8-67 Source Port Policy Engine State Diagram .....	412
Figure 8-68 Sink Port State Diagram .....	417
Figure 8-69 Source Port Soft Reset and Protocol Error State Diagram .....	421
Figure 8-70 Sink Port Soft Reset and Protocol Error Diagram .....	422
Figure 8-71 Source Port Not Supported Message State Diagram .....	423
Figure 8-72 Sink Port Not Supported Message State Diagram .....	424
Figure 8-73 Source Port Ping State Diagram .....	425
Figure 8-74 Source Port Source Alert State Diagram .....	425
Figure 8-75 Sink Port Source Alert State Diagram .....	425

Figure 8-76 Sink Port Sink Alert State Diagram .....	426
Figure 8-77 Source Port Sink Alert State Diagram .....	426
Figure 8-78 Sink Port Get Source Capabilities Extended State Diagram .....	426
Figure 8-79 Source Give Source Capabilities Extended State Diagram .....	427
Figure 8-80 Sink Port Get Source Status State Diagram .....	427
Figure 8-81 Source Give Source Status State Diagram .....	428
Figure 8-82 Source Port Get Sink Status State Diagram .....	428
Figure 8-83 Sink Give Sink Status State Diagram .....	428
Figure 8-84 Sink Port Get Source PPS Status State Diagram .....	429
Figure 8-85 Source Give Source PPS Status State Diagram .....	429
Figure 8-86 Get Battery Capabilities State Diagram .....	430
Figure 8-87 Give Battery Capabilities State Diagram .....	430
Figure 8-88 Get Battery Status State Diagram .....	430
Figure 8-89 Give Battery Status State Diagram .....	431
Figure 8-90 Get Manufacturer Information State Diagram .....	431
Figure 8-91 Give Manufacturer Information State Diagram .....	432
Figure 8-92 Get Country Codes State Diagram .....	432
Figure 8-93 Give Country Codes State Diagram .....	433
Figure 8-94 Get Country Information State Diagram .....	433
Figure 8-95 Give Country Information State Diagram .....	433
Figure 8-96 Send security request State Diagram .....	434
Figure 8-97 Send security response State Diagram .....	434
Figure 8-98 Security response received State Diagram .....	435
Figure 8-99 Send firmware update request State Diagram .....	435
Figure 8-100 Send firmware update response State Diagram .....	435
Figure 8-101 Firmware update response received State Diagram .....	436
Figure 8-102: DFP to UFP Data Role Swap State Diagram .....	437
Figure 8-103: UFP to DFP Data Role Swap State Diagram .....	439
Figure 8-104: Dual-Role Port in Source to Sink Power Role Swap State Diagram .....	441
Figure 8-105: Dual-role Port in Sink to Source Power Role Swap State Diagram .....	443
Figure 8-106: Dual-Role Port in Source to Sink Fast Role Swap State Diagram .....	445
Figure 8-107: Dual-role Port in Sink to Source Fast Role Swap State Diagram .....	447
Figure 8-108 Dual-Role (Source) Get Source Capabilities diagram .....	449
Figure 8-109 Dual-Role (Source) Give Sink Capabilities diagram .....	449
Figure 8-110 Dual-Role (Sink) Get Sink Capabilities State Diagram .....	449
Figure 8-111 Dual-Role (Sink) Give Source Capabilities State Diagram .....	450
Figure 8-112 Dual-Role (Source) Get Source Capabilities Extended State Diagram .....	450
Figure 8-113 Dual-Role (Source) Give Sink Capabilities diagram .....	451
Figure 8-114 VCONN Swap State Diagram .....	451
Figure 8-115 Initiator to Port VDM Discover Identity State Diagram .....	454
Figure 8-116 Initiator VDM Discover SVIDs State Diagram .....	455
Figure 8-117 Initiator VDM Discover Modes State Diagram .....	456
Figure 8-118 Initiator VDM Attention State Diagram .....	457

Figure 8-119 Responder Structured VDM Discover Identity State Diagram.....	457
Figure 8-120 Responder Structured VDM Discover SVIDs State Diagram .....	458
Figure 8-121 Responder Structured VDM Discover Modes State Diagram.....	459
Figure 8-122 Receiving a Structured VDM Attention State Diagram .....	460
Figure 8-123 DFP VDM Mode Entry State Diagram.....	460
Figure 8-124 DFP VDM Mode Exit State Diagram .....	461
Figure 8-125 UFP Structured VDM Enter Mode State Diagram.....	462
Figure 8-126 UFP Structured VDM Exit Mode State Diagram .....	463
Figure 8-127 Cable Ready VDM State Diagram .....	464
Figure 8-128 Cable Plug Soft Reset State Diagram.....	464
Figure 8-129 Cable Plug Hard Reset State Diagram .....	465
Figure 8-130 VCONN Source Soft Reset or Cable Reset of a Cable Plug State Diagram .....	465
Figure 8-131 Source Startup Structured VDM Discover Identity State Diagram .....	466
Figure 8-132 Cable Plug Structured VDM Enter Mode State Diagram .....	468
Figure 8-133 Cable Plug Structured VDM Exit Mode State Diagram .....	469
Figure 8-134 BIST Carrier Mode State Diagram .....	470
Figure 9-1 Example PD Topology.....	477
Figure 9-2 Mapping of PD Topology to USB .....	478
Figure 9-3 USB Attached to USB Powered State Transition .....	479
Figure 9-4 Any USB State to USB Attached State Transition (When operating as a Consumer).....	479
Figure 9-5 Any USB State to USB Attached State Transition (When operating as a Provider).....	480
Figure 9-6 Any USB State to USB Attached State Transition (After a USB Type-C Data Role Swap).....	480
Figure 9-7 Software stack on a PD aware OS .....	481
Figure 9-8 Enumeration of a PDUSB Device .....	482
Figure 10-1 Source Power Rule Illustration .....	491
Figure 10-2 Source Power Rule Example .....	492
Figure B-1 External Power supplied downstream .....	499
Figure B-2 External Power supplied upstream.....	502
Figure B-3 Giving Back Power .....	508
Figure D-1 Circuit Block of BMC Finite Difference Receiver .....	527
Figure D-2 BMC AC and DC noise from VBUS at Power Sink .....	528
Figure D-3 Sample BMC Signals (a) without [USB 2.0] SE0 Noise (b) with [USB 2.0] SE0 Noise .....	528
Figure D-4 Scaled BMC Signal Derivative with 50ns Sampling Rate.....	529
Figure D-5 BMC Signal and Finite Difference Output with Various Time Steps .....	529
Figure D-6 Output of Finite Difference in dash line and Edge Detector in solid line .....	530
Figure D-7 Noise Zone and Detect Zone of BMC Receiver .....	530
Figure D-8 Circuit Block of BMC Subtraction Receiver .....	531
Figure D-9 (a) Output of LPF1 and LPF2 (b) Subtraction of LPF1 and LPF2 Output .....	531
Figure D-10 Output of the BMC LPF1 in blue dash curve and the Subtractor in red solid curve .....	531

Figure E-1 Example FRS Capable System .....	532
Figure E-2 Slow V <sub>BUS</sub> Discharge.....	533
Figure E-3 Fast V <sub>BUS</sub> Discharge .....	534
Figure E-4 Sequence Diagram for slow V <sub>BUS</sub> discharge (it discharges after FR_Swap message is sent).....	537

## 1 Introduction

USB has evolved from a data interface capable of supplying limited power to a primary provider of power with a data interface. Today many devices charge or get their power from USB ports contained in laptops, cars, aircraft or even wall sockets. USB has become a ubiquitous power socket for many small devices such as cell phones, MP3 players and other hand-held devices. Users need USB to fulfill their requirements not only in terms of data but also to provide power to, or charge, their devices simply, often without the need to load a driver, in order to carry out “traditional” USB functions.

There are however, still many devices which either require an additional power connection to the wall, or exceed the USB rated current in order to operate. Increasingly, international regulations require better energy management due to ecological and practical concerns relating to the availability of power. Regulations limit the amount of power available from the wall which has led to a pressing need to optimize power usage. The USB Power Delivery Specification has the potential to minimize waste as it becomes a standard for charging devices that are not satisfied by [\[USBBC 1.2\]](#).

Wider usage of wireless solutions is an attempt to remove data cabling but the need for “tethered” charging remains. In addition, industrial design requirements drive wired connectivity to do much more over the same connector.

USB Power Delivery is designed to enable the maximum functionality of USB by providing more flexible power delivery along with data over a single cable. Its aim is to operate with and build on the existing USB ecosystem; increasing power levels from existing USB standards, for example Battery Charging, enabling new higher power use cases such as USB powered Hard Disk Drives (HDDs) and printers.

With USB Power Delivery the power direction is no longer fixed. This enables the product with the power (Host or Peripheral) to provide the power. For example, a display with a supply from the wall can power, or charge, a laptop. Alternatively, USB power bricks or chargers are able to supply power to laptops and other battery powered devices through their, traditionally power providing, USB ports.

USB Power Delivery enables hubs to become the means to optimize power management across multiple peripherals by allowing each device to take only the power it requires, and to get more power when required for a given application. For example, battery powered devices can get increased charging current and then give it back temporarily when the user’s HDD requires spinning up. **Optionally** the hubs can communicate with the PC to enable even more intelligent and flexible management of power either automatically or with some level of user intervention.

USB Power Delivery allows Low Power cases such as headsets to negotiate for only the power they require. This provides a simple solution that enables USB devices to operate at their optimal power levels.

The Power Delivery Specification, in addition to providing mechanisms to negotiate power also can be used as a side-band channel for standard and vendor defined messaging. Power Delivery enables alternative modes of operation by providing the mechanisms to discover, enter and exit Alternate Modes. The specification also enables discovery of cable capabilities such as supported speeds and current levels.

### 1.1 Overview

This specification defines how USB Devices can negotiate for more current and/or higher or lower voltages over the USB cable (using the USB Type-C CC wire as the communications channel) than are defined in the [\[USB 2.0\]](#), [\[USB 3.2\]](#), [\[USB Type-C 1.3\]](#) or [\[USBBC 1.2\]](#) specifications. It allows Devices with greater power requirements than can be met with today’s specification to get the power they require to operate from V<sub>bus</sub> and negotiate with external power sources (e.g. Wall Warts). In addition, it allows a Source and Sink to swap power roles such that a Device could supply power to the Host. For example, a display could supply power to a notebook to charge its battery.

The USB Power Delivery Specification is guided by the following principles:

- Works seamlessly with legacy USB Devices
- Compatible with existing spec-compliant USB cables
- Minimizes potential damage from non-compliant cables (e.g. ‘Y’ cables etc.)
- Optimized for low-cost implementations

This specification defines mechanisms to discover, enter and exit Modes defined either by a standard or by a particular vendor. These Modes can be supported either by the Port Partner or by a cable connecting the two Port Partners.

The specification defines mechanisms to discover the capabilities of cables which can communicate using Power Delivery.

This specification adds a mechanism to swap the data roles such that the upstream facing Port becomes the downstream facing Port and vice versa. It also enables a swap of the end supplying  $V_{CONN}$  to a powered cable.

To facilitate optimum charging, the specification defines two mechanisms a USB Charger can advertise for the Device to use:

1. A list of fixed voltages each with a maximum current. The Device selects a voltage and current from the list. This is the traditional model used by Devices that use internal electronics to manage the charging of their battery including modifying the voltage and current actually supplied to the battery. The side-effect of this model is that the charging circuitry generates heat that may be problematic for small form factor devices.
2. A list of programmable voltage ranges each with a maximum current (PPS). The Device requests a voltage (in 20 mV increments) that is within the advertised range and a maximum current. The USB Charger delivers the requested voltage until the maximum current is reached at which time the USB charger reduces its output voltage so as not to supply more than the requested maximum current. During the high current portion of the charge cycle, the USB Charger can be directly connected (through an appropriate safety device) to the battery. This model is used by Devices that want to minimize the thermal impact of their internal charging circuitry.

## 1.2 Purpose

The USB Power Delivery specification defines a power delivery system covering all elements of a USB system including: Hosts, Devices, Hubs, Chargers and cable assemblies. This specification describes the architecture, protocols, power supply behavior, connectors and cabling necessary for managing power delivery over USB at up to 100W. This specification is intended to be fully compatible and extend the existing USB infrastructure. It is intended that this specification will allow system OEMs, power supply and peripheral developers adequate flexibility for product versatility and market differentiation without losing backwards compatibility.

USB Power Delivery is designed to operate independently of the existing USB bus defined mechanisms used to negotiate power which are:

- **[USB 2.0], [USB 3.2]** in band requests for high power interfaces.
- **[USBBC 1.2]** mechanisms for supplying higher power (not mandated by this specification).
- **[USB Type-C 1.3]** mechanisms for supplying higher power

Initial operating conditions remain the USB Default Operation as defined in **[USB 2.0], [USB 3.2], [USB Type-C 1.3]** or **[USBBC 1.2]**.

- The DFP sources **vSafe5V** over  $V_{BUS}$ .
- The UFP consumes power from  $V_{BUS}$ .

## 1.3 Scope

This specification is intended as an extension to the existing **[USB 2.0], [USB 3.2], [USB Type-C 1.3]** and **[USBBC 1.2]** specifications. It addresses only the elements required to implement USB Power Delivery. It is targeted at power supply vendors, manufacturers of **[USB 2.0], [USB 3.2], [USB Type-C 1.3]** and **[USBBC 1.2]** Platforms, Devices and cable assemblies.

**Normative** information is provided to allow interoperability of components designed to this specification. Informative information, when provided, illustrates possible design implementation.

## 1.4 Conventions

### 1.4.1 Precedence

If there is a conflict between text, figures, and tables, the precedence **Shall** be tables, figures, and then text.

## 1.4.2 Keywords

The following keywords differentiate between the levels of requirements and options.

### 1.4.2.1 Conditional Normative

**Conditional Normative** is a keyword used to indicate a feature that is mandatory when another related feature has been implemented. Designers are mandated to implement all such requirements, when the dependent features have been implemented, to ensure interoperability with other compliant Devices.

### 1.4.2.2 Deprecated

**Deprecated** is a keyword used to indicate a feature, supported in previous releases of the specification, which is no longer supported.

### 1.4.2.3 Discarded

**Discard**, **Discards** and **Discarded** are equivalent keywords indicating that a Packet when received **Shall** be thrown away by the PHY Layer and not passed to the Protocol Layer for processing. No **GoodCRC** Message **Shall** be sent in response to the Packet.

### 1.4.2.4 Ignored

**Ignore**, **Ignores** and **Ignored** are equivalent keywords indicating Messages or Message fields which, when received, **Shall** result in no special action by the receiver. An **Ignored** Message **Shall** only result in returning a **GoodCRC** Message to acknowledge Message receipt. A Message with an **Ignored** field **Shall** be processed normally except for any actions relating to the **Ignored** field.

### 1.4.2.5 Invalid

**Invalid** is a keyword when used in relation to a Packet indicates that the Packet's usage or fields fall outside of the defined specification usage. When **Invalid** is used in relation to an Explicit Contract it indicates that a previously established Explicit Contract which can no longer be maintained by the Source. When **Invalid** is used in relation to individual K-codes or K-code sequences indicates that the received Signaling falls outside of the defined specification.

### 1.4.2.6 May

**May** is a keyword that indicates a choice with no implied preference.

### 1.4.2.7 May Not

**May Not** is a keyword that is the inverse of **May**. Indicates a choice to not implement a given feature with no implied preference.

### 1.4.2.8 N/A

**N/A** is a keyword that indicates that a field or value is not applicable and has no defined value and **Shall Not** be checked or used by the recipient.

### 1.4.2.9 Optional/Optionally/Optional Normative

**Optional**, **Optionally** and **Optional Normative** are equivalent keywords that describe features not mandated by this specification. However, if an **Optional** feature is implemented, the feature **Shall** be implemented as defined by this specification.

### 1.4.2.10 Reserved

**Reserved** is a keyword indicating reserved bits, bytes, words, fields, and code values that are set-aside for future standardization. Their use and interpretation **May** be specified by future extensions to this specification and **Shall Not** be utilized or adapted by vendor implementation. A **Reserved** bit, byte, word, or field **Shall** be set to zero by the sender and **Shall** be **Ignored** by the receiver. **Reserved** field values **Shall Not** be sent by the sender and **Shall** be **Ignored** by the receiver.

### 1.4.2.11 Shall/Normative

**Shall** and **Normative** are equivalent keywords indicating a mandatory requirement. Designers are mandated to implement all such requirements to ensure interoperability with other compliant Devices.

**1.4.2.12 Shall Not**

**Shall Not** is a keyword that is the inverse of **Shall** indicating non-compliant operation.

**1.4.2.13 Should**

**Should** is a keyword indicating flexibility of choice with a preferred alternative; equivalent to the phrase “it is recommended that...”.

**1.4.2.14 Should Not**

**Should Not** is a keyword is the inverse of **Should**; equivalent to the phrase “it is recommended that implementations do not...”.

**1.4.2.15 Valid**

**Valid** is a keyword that is the inverse of **Invalid** indicating either a Packet or Signaling that fall within the defined specification or an Explicit Contract that can be maintained by the Source.

**1.4.3 Numbering**

Numbers that are immediately followed by a lowercase “b” (e.g., 01b) are binary values. Numbers that are immediately followed by an uppercase “B” are byte values. Numbers that are immediately followed by a lowercase “h” (e.g., 3Ah) or are preceded by “0x” (e.g. 0xFF00) are hexadecimal values. Numbers not immediately followed by either a “b”, “B”, or “h” are decimal values.

**1.5 Related Documents**

- **[USB 2.0]** – Universal Serial Bus Specification, Revision 2.0, plus ECN and Errata [http://www.usb.org/developers/docs/usb20\\_docs/](http://www.usb.org/developers/docs/usb20_docs/).
- **[USB 3.2]** – Universal Serial Bus 3.2 Specification, Revision 1.0, September 22, 2017. [www.usb.org/developers/docs](http://www.usb.org/developers/docs).
- **[USBTCAuthentication 1.0]**, Universal Serial Bus Type-C Authentication Specification, Revision 1.0, March 25, 2016. [www.usb.org/developers/docs](http://www.usb.org/developers/docs).
- **[USBPDFirmwareUpdate 1.0]**, Universal Serial Bus Power Delivery Firmware Update Specification, Revision 1.0, September 15, 2016. <http://www.usb.org/developers/powerdelivery/>
- **[USBBC 1.2]** – Universal Serial Bus Battery Charging Specification, Revision 1.2 plus Errata (referred to in this document as the Battery Charging specification). [www.usb.org/developers/devclass\\_docs#approved](http://www.usb.org/developers/devclass_docs#approved).
- **[USBBridge 1.0]** – Universal Serial Bus Type-C Bridge Specification, Revision 1.0, March 25, 2016. [www.usb.org/developers/docs](http://www.usb.org/developers/docs).
- **[USBTcBridge 1.0]** – Universal Serial Bus Type-C Bridge Specification, Revision 1.0, March 25, 2016. [www.usb.org/developers/docs](http://www.usb.org/developers/docs).
- **[USBPD 2.0]** – Universal Serial Bus Power Delivery Specification, Revision 2, Version 1.2, March 25, 2016. [www.usb.org/developers/docs](http://www.usb.org/developers/docs).
- **[USBPDCompliance]** – USB Power Delivery Compliance Plan Revision 1.02, Version 2.0, 8 March 2017 [http://www.usb.org/developers/docs/devclass\\_docs/](http://www.usb.org/developers/docs/devclass_docs/).
- **[USB Type-C 1.3]** – Universal Serial Bus Type-C Cable and Connector Specification, Revision 1.3, July 14, 2017. [www.usb.org/developers/docs](http://www.usb.org/developers/docs).
- **[IEC 60958-1]** IEC 60958-1 Digital Audio Interface Part:1 General Edition 3.0 2008-09 [www.iec.ch](http://www.iec.ch)
- **[IEC 60950-1]** IEC 60950-1:2005 Information technology equipment – Safety – Part 1: General requirements: Amendment 1:2009, Amendment 2:2013
- **[IEC 62368-1]** IEC 62368-1 Audio/Video, information and communication technology equipment – Part 1: Safety requirements
- **[IEC 63002]** Draft CD for IEC 63002 Identification and Communication Interoperability Method for External DC Power Supplies Used with Portable Computing Devices.

- **[ISO 3166]** ISO 3166 international Standard for country codes and codes for their subdivisions. [http://www.iso.org/iso/home/standards/country\\_codes.htm](http://www.iso.org/iso/home/standards/country_codes.htm).

koniec náhľadu – text ďalej pokračuje v platenej verzii STN